поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SCD1283 датащи(PDF) 23 Page - Intel Corporation

номер детали SCD1283
подробное описание детали  IEEE 1284-Compatible Parallel Interface
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

SCD1283 датащи(HTML) 23 Page - Intel Corporation

Back Button SCD1283 Datasheet HTML 19Page - Intel Corporation SCD1283 Datasheet HTML 20Page - Intel Corporation SCD1283 Datasheet HTML 21Page - Intel Corporation SCD1283 Datasheet HTML 22Page - Intel Corporation SCD1283 Datasheet HTML 23Page - Intel Corporation SCD1283 Datasheet HTML 24Page - Intel Corporation SCD1283 Datasheet HTML 25Page - Intel Corporation SCD1283 Datasheet HTML 26Page - Intel Corporation SCD1283 Datasheet HTML 27Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 94 page
background image
IEEE 1284-Compatible Parallel Interface — CD1283
Datasheet
23
The CD1283 is a synchronous device. All internal operations occur on edges and levels (phases) of
the internal clock. The internal clock is generated by dividing the external (system) clock by two.
When the CPU performs an I/O cycle with the CD1283, it strobes; address and data are sampled on
the rising edges of the internal clock. As illustrated in Chapter 8.0, external control signals must
meet setup times with respect to system clock edges. Once a cycle starts, the sequence of events is
locked to the CD1283 clock, with events (address setup, write data setup, and read data available)
occurring at predictable times.
It is not necessary to design a synchronous interface to the CD1283. In an asynchronous design, the
DTACK* (Data Transfer Acknowledge) signal indicates that the CD1283 has completed the
requested data transfer for all I/O cycles except DMA. DTACK* can be an input to wait-state
generation logic that pauses the CPU until the operation is complete. If the CS* and DS* strobes
(Chip Select and Data Strobe) do not meet the minimum setup time with respect to the system
clock edge, the CD1283 does not detect the I/O request, and the cycle delays for two full-system
clock cycles, meeting the setup time. The I/O cycle commences and follows the predictable
timing with DTACK* signaling the end.
Figure 2. Functional Block Diagram
Figure 3. Internal Address Generation
BUS
INTERFACE
AND DMA
LOGIC
PARALLEL
PORT FIFO
PARALLEL
PORT LOGIC
CONTROL STATE
MACHINE
INTERRUPT
LOGIC
REGISTERS
PIPELINE
PIPELINE
CONTROL
CPU
ADDRESS
ADDRESS
GENERATION
AER
RAM REGISTER
ARRAY
PARALLEL PORT
REGISTERS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com