SCD1283 datasheet(14/94 Pages) INTEL

14 / 94 page

CD1283 — IEEE 1284-Compatible Parallel Interface

Datasheet

3.2

Pin List

The following naming conventions are used in the pin-assignment tables:

• (*) after a name indicates that the signal is active-low

• ‘I’ indicates the pin is input-only

• ‘O’ indicates the pin is output-only

• ‘I/O’ indicates the pin is bidirectional

• ‘OD’ indicates an open-drain output that the user must tie to VCC through a pull-up resistor

(usually about 1 k

Ω)

• ‘TS’ indicates tristate

• ‘PU’ indicates pull-up, which must also be tied to VCC through a 1-kΩ resistor (note that all

six PU pins can be wire-OR’ed through the same pull-up resistor)

• ‘AR’ indicates active release (pin drives high and releases to OD)

• a ‘–’ indicates ascending pin numbers

• a ‘:’ indicates descending pin numbers

Names

Compati-

bility

Reverse

Nibble

Mode

Reverse

Byte

Mode

ECP Mode

EPP

Mode

Inputs

A_1284

SLCTIN*

A_1284

nAStrb

HstBsy

AUTOFD*

HstBsy

HstAck

nDStrb

HstClk

STROBE*

HstClk

nWrite

nInit

INIT*

nInit

nRevReq

nInit

Outputs

AkDaR

PError

AkDaRq

nAkRev

USER1

PerBsy

BUSY

PerBsy

PerAck

nWait

PerClk

ACK*

PerClk

Intr

nDatAv

FAULT*

nDatAv

nPerReq

USER2

XFlag

SELECT

XFlag

USER3

Pin Name

Type

Number

of Pins

Numbers

Reset

State

A[6:0]

84–90

BYTESWAP

CLK

CLK/2

n/a

CS*

SCD1283 датащи(PDF) 14 Page - Intel Corporation

SCD1283 датащи(HTML) 14 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

датащи скачать

ссылки URL