поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

S71PL129JC0 датащи(PDF) 41 Page - SPANSION

номер детали S71PL129JC0
подробное описание детали  Stacked Multi-Chip Product (MCP) Flash Memory
PDF  149 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SPANSION [SPANSION]
домашняя страница  http://www.spansion.com
Logo SPANSION - SPANSION

S71PL129JC0 датащи(HTML) 41 Page - SPANSION

Back Button S71PL129JC0 Datasheet HTML 37Page - SPANSION S71PL129JC0 Datasheet HTML 38Page - SPANSION S71PL129JC0 Datasheet HTML 39Page - SPANSION S71PL129JC0 Datasheet HTML 40Page - SPANSION S71PL129JC0 Datasheet HTML 41Page - SPANSION S71PL129JC0 Datasheet HTML 42Page - SPANSION S71PL129JC0 Datasheet HTML 43Page - SPANSION S71PL129JC0 Datasheet HTML 44Page - SPANSION S71PL129JC0 Datasheet HTML 45Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 149 page
background image
June 4, 2004 S29PL129J_MCP_00_A0
S29PL129J for MCP
41
Advance
Informatio n
Hardware Data Protection
The command sequence requirement of unlock cycles for programming or erasing
provides data protection against inadvertent writes. In addition, the following
hardware data protection measures prevent accidental erasure or programming,
which might otherwise be caused by spurious system level signals during VCC
power-up and power-down transitions, or from system noise.
Low VCC Write Inhibit
When VCC is less than VLKO, the device does not accept any write cycles. This pro-
tects data during VCC power-up and power-down. The command register and all
internal program/erase circuits are disabled, and the device resets to the read
mode. Subsequent writes are ignored until VCC is greater than VLKO. The system
must provide the proper signals to the control pins to prevent unintentional writes
when VCC is greater than VLKO.
Write Pulse “Glitch” Protection
Noise pulses of less than 3 ns (typical) on OE#, CE1#, CE2# or WE# do not ini-
tiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# = VIL, CE1# = CE2# = VIH
or WE# = VIH. To initiate a write cycle, CE1# / CE2# and WE# must be a logical
zero while OE# is a logical one.
Power-Up Write Inhibit
If WE# = CE# (CE1#, CE2# in PL129J) = VIL and OE# = VIH during power up,
the device does not accept commands on the rising edge of WE#. The internal
state machine is automatically reset to the read mode on power-up.
Figure 3. Secured Silicon Sector Protect Verify
Write 60h to
any address
Write 40h to SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
START
RESET# =
VIH or VID
Wait 1
µs
Read from SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
If data = 00h,
SecSi Sector is
unprotected.
If data = 01h,
SecSi Sector is
protected.
Remove VIH or VID
from RESET#
Write reset
command
SecSi Sector
Protect Verify
complete



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com