поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9554BCPZ датащи(PDF) 13 Page - Analog Devices

номер детали AD9554BCPZ
подробное описание детали  Quad PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9554BCPZ датащи(HTML) 13 Page - Analog Devices

Back Button AD9554BCPZ Datasheet HTML 9Page - Analog Devices AD9554BCPZ Datasheet HTML 10Page - Analog Devices AD9554BCPZ Datasheet HTML 11Page - Analog Devices AD9554BCPZ Datasheet HTML 12Page - Analog Devices AD9554BCPZ Datasheet HTML 13Page - Analog Devices AD9554BCPZ Datasheet HTML 14Page - Analog Devices AD9554BCPZ Datasheet HTML 15Page - Analog Devices AD9554BCPZ Datasheet HTML 16Page - Analog Devices AD9554BCPZ Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 116 page
background image
Data Sheet
AD9554
Rev. D | Page 13 of 116
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SDIO
As an Input
Input Logic 1 Voltage
VDD_SP − 0.4
V
Input Logic 0 Voltage
0.4
V
Input Logic 1 Current
1
μA
Input Logic 0 Current
1
μA
Input Capacitance
2
pF
As an Output
Output Logic 1 Voltage
VDD_SP − 0.2
V
1 mA load current
Output Logic 0 Voltage
0.1
V
1 mA load current
SDO
Output Logic 1 Voltage
VDD_SP − 0.2
V
1 mA load current
Output Logic 0 Voltage
0.1
V
1 mA load current
High-Z Leakage Current
±6
±100
μA
TIMING
Valid for VDD_SP = 1.5 V, VDD_SP = 1.8 V, and VDD_SP = 2.5 V
SCLK
Clock Rate, 1/tCLK
50
MHz
Pulse Width High, tHIGH
5
ns
Pulse Width Low, tLOW
8
ns
SDIO to SCLK Setup, tDS
1.5
ns
SCLK to SDIO Hold, tDH
0
ns
SCLK to Valid SDIO and SDO, tDV
8
ns
CS to SCLK Setup, tS
0
ns
CS to SCLK Hold, tC
0
ns
CS Minimum Pulse Width High
1.5
ns
SERIAL PORT SPECIFICATIONS—I2C MODE
Table 15.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SDA, SCL (AS INPUTS)
Valid for VDD_SP = 1.5 V, VDD_SP = 1.8 V, and
VDD_SP = 2.5 V
Input Logic 1 Voltage
0.7 × VDD_SP
V
Input Logic 0 Voltage
0.3 × VDD_SP
V
Input Current
−10
+10
μA
For VIN = 10% to 90% of VDD
Hysteresis of Schmitt Trigger Inputs
0.015 × VDD
SDA (AS OUTPUT)
Output Logic 0 Voltage
0.2
V
IOUT = 3 mA
Output Fall Time from VIH Minimum
to VIL Maximum
20 + 0.1 × Cb
250
ns
10 pF ≤ Cb ≤ 400 pF
TIMING
SCL Clock Rate
400
kHz
Bus-Free Time Between a Stop and
Start Condition, tBUF
1.3
μs
Repeated Start Condition Setup
Time, tSU; STA
0.6
μs
Repeated Hold Time Start Condition,
tHD; STA
0.6
μs
After this period, the first clock pulse is generated
Stop Condition Setup Time, tSU; STO
0.6
μs
Low Period of the SCL Clock, tLOW
1.3
μs
High Period of the SCL Clock, tHIGH
0.6
μs
SCL/SDA Rise Time, tR
20 + 0.1 × Cb
300
ns
SCL/SDA Fall Time, tF
20 + 0.1 × Cb
300
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com