P89LPC907FD datasheet(27/51 Pages) PHILIPS

27 / 51 page

Philips Semiconductors

P89LPC906/907/908

8-bit microcontrollers with two-clock 80C51 core

Product data

Rev. 05 — 17 December 2004

27 of 51

9397 750 14467

8.6 CPU CLock (CCLK) wake-up delay

The P89LPC906/907/908 has an internal wake-up timer that delays the clock until it

stabilizes depending to the clock source used. If the clock source is any of the three

crystal selections (P89LPC906) the delay is 992 OSCCLK cycles plus 60 to 100

µs.

8.7 CPU CLOCK (CCLK) modiﬁcation: DIVM register

The OSCCLK frequency can be divided down up to 510 times by conﬁguring a

dividing register, DIVM, to generate CCLK. This feature makes it possible to

temporarily run the CPU at a lower rate, reducing power consumption. By dividing the

clock, the CPU can retain the ability to respond to events that would not exit Idle

mode by executing its normal program at a lower rate. This can also allow bypassing

the oscillator start-up time in cases where Power-down mode would otherwise be

used. The value of DIVM may be changed by the program at any time without

interrupting code execution.

8.8 Low power select

The P89LPC906 is designed to run at 18 MHz (CCLK) maximum. However, if CCLK

is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to ‘1’ to lower the power

consumption further. On any reset, CLKLP is ‘0’ allowing highest performance

access. This bit can then be set in software if CCLK is running at 8 MHz or slower.

8.9 Memory organization

The various P89LPC906/907/908 memory spaces are as follows:

• DATA

128 bytes of internal data memory space (00h:7Fh) accessed via direct or indirect

addressing, using instructions other than MOVX and MOVC. All or part of the

Stack may be in this area.

• SFR

Special Function Registers. Selected CPU registers and peripheral control and

status registers, accessible only via direct addressing.

• CODE

64 kB of Code memory space, accessed as part of program execution and via the

MOVC instruction. The P89LPC906/907/908 has 1 kB of on-chip Code memory.

8.9.1

Data RAM arrangement

The 128 bytes of on-chip RAM is organized as follows:

8.10 Interrupts

The P89LPC906/907/908 uses a four priority level interrupt structure. This allows

great ﬂexibility in controlling the handling of the many interrupt sources.

Table 10:

On-chip data memory usages

Type

Data RAM

Size (Bytes)

DATA

Memory that can be addressed directly and indirectly 128

P89LPC907FD датащи(PDF) 27 Page - NXP Semiconductors

P89LPC907FD датащи(HTML) 27 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

датащи скачать

ссылки URL