| поискавой системы для электроныых деталей |
|
P89LPC907FD датащи(PDF) 46 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
P89LPC907FD датащи(HTML) 46 Page - NXP Semiconductors |
|
46 / 51 page ![]() Philips Semiconductors P89LPC906/907/908 8-bit microcontrollers with two-clock 80C51 core Product data Rev. 05 — 17 December 2004 46 of 51 9397 750 14467 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. [1] Parameters are valid over operating temperature range unless otherwise specified. Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz. [2] When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until VDD has reached its specified level. When system power is removed VDD will fall below the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when VDD falls below the minimum specified operating voltage. Table 15: AC characteristics (P89LPC906) VDD = 3.0 V to 3.6 V, unless otherwise specified. Tamb = −40 °Cto+85 °C for industrial, unless otherwise specified.[1] Symbol Parameter Conditions Variable clock fosc =18MHz Unit Min Max Min Max fRCOSC internal RC oscillator frequency (nominal f = 7.3728 MHz) trimmed to ±1 % at Tamb =25 °C 7.189 7.557 7.189 7.557 MHz fWDOSC internal Watchdog oscillator frequency (nominal f = 400 kHz) 320 520 320 520 kHz Crystal oscillator fosc oscillator frequency [2] 0 12 - - MHz tCLCL clock cycle see Figure 19 83 - --ns fCLKP CLKLP active frequency 0 8 - - MHz Glitch filter glitch rejection, P1.5/RST pin - 50 - 50 ns signal acceptance, P1.5/RST pin 125 - 125 - ns glitch rejection, any pin except P1.5/RST - 15 - 15 ns signal acceptance, any pin except P1.5/RST 50 - 50 - ns External clock tCHCX HIGH time see Figure 19 22 tCLCL − tCLCX 22 - ns tCLCX LOW time see Figure 19 22 tCLCL − tCHCX 22 - ns tCLCH rise time see Figure 19 -5 - 5 ns tCHCL fall time see Figure 19 -5 - 5 ns Fig 18. Shift register mode timing. 0 1 23 45 6 7 Valid Valid Valid Valid Valid Valid Valid Valid tXLXL 002aaa425 Set TI Set RI tXHQX tQVXH tXHDV tXHDX Clock Output Data Write to SBUF Input Data Clear RI |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |