поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS61582 датащи(PDF) 22 Page - Cirrus Logic

номер детали CS61582
подробное описание детали  DUAL T1/E1 LINE INTERFACE
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61582 датащи(HTML) 22 Page - Cirrus Logic

Back Button CS61582 Datasheet HTML 18Page - Cirrus Logic CS61582 Datasheet HTML 19Page - Cirrus Logic CS61582 Datasheet HTML 20Page - Cirrus Logic CS61582 Datasheet HTML 21Page - Cirrus Logic CS61582 Datasheet HTML 22Page - Cirrus Logic CS61582 Datasheet HTML 23Page - Cirrus Logic CS61582 Datasheet HTML 24Page - Cirrus Logic CS61582 Datasheet HTML 25Page - Cirrus Logic CS61582 Datasheet HTML 26Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 32 page
background image
Power Supplies
AGND1, AGND2 : Analog Ground (Pins 21, 23)
Analog supply ground pins.
AV+ : Analog Power Supply (Pin 24)
Analog supply pin for the internal bandgap reference and timing generation circuits.
BGREF : Bandgap Reference (Pin 22)
This pin is used by the internal bandgap reference and must be connected to ground
by a 4.99k
Ω ± 1% resistor to provide an internal current reference.
DGND1, DGND2, DGND3 : Digital Ground (Pins 57, 9, 55)
Power supply ground pins for the digital circuitry of both channels.
DV+ : Power Supply (Pin 56)
Power supply pin for the digital circuitry of both channels.
RGND1, RGND2 : Receiver Ground (Pins 20, 29)
Power supply ground pins for the receiver circuitry.
RV+1, RV+2 : Receiver Power Supply (Pins 19, 30)
Power supply pins for the analog receiver circuitry.
TGND1, TGND2 : Transmit Ground (Pins 13, 36)
Power supply ground pins for the transmitter circuitry.
TV+1, TV+2 : Transmit Power Supply (Pins 12, 37)
Power supply pins for the analog transmitter circuitry.
T1/E1 Data
RCLK1, RCLK2 : Receive Clock (Pins 1, 48)
RPOS1, RPOS2 : Receive Positive Data (Pins 2, 47)
RNEG1, RNEG2 : Receive Negative Data (Pins 3, 46)
The receiver recovered clock and NRZ digital data from RTIP and RRING is output on these
pins. The CLKE pin determines the clock edge on which RPOS and RNEG are stable and valid
as shown in Table 2. A positive pulse (with respect to ground) received on RTIP generates a
logic 1 on RPOS, and a positive pulse received on RRING generates a logic 1 on RNEG.
RTIP1, RTIP2 : Receive Tip (Pins 17, 32)
RRING1, RRING2 : Receive Ring (Pins 18, 31)
The receive AMI signal from the line interface is input on these pins. The recovered clock and
data are output on RCLK, RPOS, and RNEG.
TTIP1, TTIP2 : Transmit Tip (Pins 11, 38)
TRING1, TRING2 : Transmit Ring (Pins 14, 35)
The transmit AMI signal to the line interface is output on these pins. The transmit clock and
data are input from TCLK, TPOS, and TNEG.
22
DS224PP1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com