CS61582 datasheet(17/32 Pages) CIRRUS

17 / 32 page

Shift-DR State

In this controller state, the test data register con-

nected between J-TDI and J-TDO as a result of

the current instruction shifts data on stage to-

ward its serial output on each rising edge of

J-TCK.

The instruction does not change in this state.

When the TAP controller is in this state and a

rising edge is applied to J-TCK, the controller

enters the Exit1-DR state if J-TMS is high or re-

mains in the Shift-DR state if J-TMS is low.

Exit1-DR State

This is a temporary state. While in this state, if

J-TMS is held high, a rising edge applied to J-

T C K c au s es t h e c o n t rol ler to enter the

Update-DR state, which terminates the scanning

process. If J-TMS is held low and a rising edge

is applied to J-TCK, the controller enters the

Pause-DR state.

The test data register selected by the current in-

struction retains its previous value during this

state.

The instruction does not change in this

state.

Pause-DR State

The pause state allows the test controller to tem-

porarily halt the shifting of data through the test

data register in the serial path between J-TDI and

J-TDO. For example, this state could be used to

allow the tester to reload its pin memory from

disk during application of a long test sequence.

The test data register selected by the current in-

struction retains its previous value during this

state. The instruction does not change in this

state.

The controller remains in this state as long as

J-TMS is low.

When J-TMS goes high and a

rising edge is applied to J-TCK, the controller

moves to the Exit2-DR state.

Exit2-DR State

This is a temporary state. While in this state, if

J-TMS is held high, a rising edge applied to J-

T C K c au s es t h e c o n t rol ler to enter the

Update-DR state, which terminates the scanning

process. If J-TMS is held low and a rising edge

is applied to J-TCK, the controller enters the

Shift-DR state.

The test data register selected by the current in-

struction retains its previous value during this

state. The instruction does not change in this

state.

Update-DR State

The Boundary Scan Register is provided with a

latched parallel output to prevent changes while

data is shifted in response to the EXTEST and

SAMPLE/PRELOAD instructions.

When the

TAP controller is in this state and the Boundary

Scan Register is selected, data is latched into the

parallel output of this register from the shift-reg-

ister path on the falling edge of J-TCK.

The

data held at the latched parallel output changes

only in this state.

All shift-register stages in the test data register

selected by the current instruction retains their

previous value during this state. The instructions

does not change in this state.

Select-IR-Scan State

This is a temporary controller state.

The test

data register selected by the current instruction

retains its previous state. If J-TMS is held low

and a rising edge is applied to J-TCK when in

this state, the controller moves into the Capture-

IR state, and a scan sequence for the instruction

rising edge is applied to J-TCK, the controller

moves to the Test-Logic-Reset state.

The in-

struction does not change in this state.

DS224PP1

CS61582 датащи(PDF) 17 Page - Cirrus Logic

CS61582 датащи(HTML) 17 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

датащи скачать

ссылки URL