| поискавой системы для электроныых деталей |
|
TMS320VC5471GHKA датащи(PDF) 89 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320VC5471GHKA датащи(HTML) 89 Page - Texas Instruments |
|
89 / 97 page ![]() Electrical Specifications 80 June 2001 – Revised December 2002 SPRS180C 6.15 ARM Clock Timings The ARM SRAM timings are derived from the ARM clock. The clock switching characteristics are defined in Table 6–35 for use in the ARM SRAM timing definitions. Table 6–35. ARM SRAM Switching Characteristics PARAMETER MIN TYP MAX UNIT A tc(ARM) Cycle time, ARM clock 21.05 ns B tw(ARM–H) Pulse duration, ARM clock high A/2 – 3† A/2† A/2 + 3† ns C tw(ARM–L) Pulse duration, ARM clock low A/2 – 3† A/2† A/2 + 3† ns D tw(ARM–W) Pulse duration, ARM write cycle A/2 + nA†‡ ns E tw(ARM–R) Pulse duration, ARM read cycle A + nA†‡ ns † A = tc(ARM) ‡ n = the number of software wait states The ARM SRAM write timing requirements listed in Table 6–36 represent back-to-back write operations to a zero-wait-state SRAM device. Table 6–36 through Table 6–37 assume testing over recommended operating conditions (see Figure 6–35 and Figure 6–36). Table 6–36. ARM SRAM Timing Requirements (Write) MIN NOM MAX UNIT 1 td(CSL-AV) Delay time, address valid from CS low – 3 4 ns 2 td(CSL-DV) Delay time, data valid from CS low –2 5 ns 3 td(CSL-WEL) Delay time, write enable low from CS low 4 13 ns 4 tw(WEL) Pulse width, write enable low D – 3.5§ D§ D + 3.5§ ns 5 td(WEH–AIV) Delay time, address invalid from write enable high 0 7 ns 6 td(WEH–DIV) Delay time, data invalid from write enable high 0 7 ns 7 td(WEH–DV) Delay time, data valid from write enable high 2 9 ns 8 tw(WEH) Pulse width, write enable high A/2 – 3.5† A/2† A/2 + 3.5† ns 9 td(WEH–CSH) Delay time, CS high from write enable high 0 7 ns 10 td(CSL–BEV) Delay time, byte enable valid from CS low – 3 4 ns 11 td(WEH–BEIV) Delay time, byte enable invalid from write enable high 0 7 ns 12 td(WEH–BEV) Delay time, byte enable valid from write enable high 2 9 ns 20 td(CSL-OEH) Delay time, output enable high from CS low – 3 4 ns 21 td(WEH–OEL) Delay time, output enable low from write enable high 0 7 ns † A = tc(ARM) § D = tw(ARM-W) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |