поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5471GHKA датащи(PDF) 56 Page - Texas Instruments

номер детали TMS320VC5471GHKA
подробное описание детали  Fixed-Point Digital Signal Processor
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5471GHKA датащи(HTML) 56 Page - Texas Instruments

Back Button TMS320VC5471GHKA Datasheet HTML 52Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 53Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 54Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 55Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 56Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 57Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 58Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 59Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 60Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 97 page
background image
Electrical Specifications
47
June 2001 – Revised December 2002
SPRS180C
6
Electrical Specifications
This section provides the absolute maximum ratings and the recommended operating conditions for the
device.
6.1
Absolute Maximum Ratings
The list of absolute maximum ratings are specified over operating case temperature. Stresses beyond those
listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or any other conditions beyond those indicated
under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions
for extended periods may affect device reliability. All supply voltage (core and I/O) values are with respect to
VSS.
Supply voltage I/O range, DVDD
–0.5 V to 4 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Supply voltage core range, CVDD
–0.5 V to 2 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI
–0.5 V to 4.1 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, VO
–0.5 V to 4.1 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating case temperature range,
TC (Commercial)
0
°C to 85°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
TC (Industrial)
–40
°C to 85°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg
–65
°C to 150°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
6.2
Recommended Operating Conditions
MIN
NOM
MAX
UNIT
DVDD
Device supply voltage, I/O (Level shifter)†
3
3.3
3.6
V
CVDD
Device supply voltage, core†
1.71
1.8
1.95
V
VSS
Supply voltage, GND
0
V
VIH
High-level input voltage, I/O
0.6*DVDD
V
VIL
Low-level input voltage
0.3*DVDD
V
IOH
High-level output current
DSP_R/W, DSP_PS, DSP_IS, DSP_DS,
DSP_IOSTRB, DSP_MSTRB, DSP_A[19:0],
DSP_D[15:0],KBGPIO01/DSP_XF,
KBGPIO10/DSP_IACK,
KBGPIO14/DSP_CLKOUT
–8
mA
All other outputs not including power/ground/DSP
signals.
–4
IOL
Low-level output current
DSP_R/W, DSP_PS, DSP_IS, DSP_DS,
DSP_IOSTRB, DSP_MSTRB, DSP_A[19:0],
DSP_D[15:0],KBGPIO01/DSP_XF,
KBGPIO10/DSP_IACK,
KBGPIO14/DSP_CLKOUT
8
mA
All other outputs not including power/ground/DSP
signals.
4
TC
Operating case temperature
Commercial
0
85
°C
Industrial
–40
85
† Texas Instrument DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be
designedto ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage. Excessive
exposure to these conditions can adversely affect the long-term reliability of the devices. System-level concerns such as bus contention may require
supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as or prior to the I/O buffers, and then
powered down after the I/O buffers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com