поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5471GHKA датащи(PDF) 59 Page - Texas Instruments

номер детали TMS320VC5471GHKA
подробное описание детали  Fixed-Point Digital Signal Processor
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5471GHKA датащи(HTML) 59 Page - Texas Instruments

Back Button TMS320VC5471GHKA Datasheet HTML 55Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 56Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 57Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 58Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 59Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 60Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 61Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 62Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 63Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 97 page
background image
Electrical Specifications
50
June 2001 – Revised December 2002
SPRS180C
6.5.1 Divide-By-Two/Divide-By-Four Clock Option Timing
The frequency of the reference clock provided at the REFCLK pin can be divided by a factor of two or four
to generate the internal machine cycle. The selection of the clock mode is described in Section 3.4.7.
NOTE: The frequency injected must conform to specifications listed in Table 6–2.
Table 6–2 and Table 6–3 assume testing over recommended operating conditions and H = 0.5tc(CO)
(see Figure 6–2).
Table 6–2. Divide-By-Two/Divide-By-Four Clock Option Timing Requirements
MIN
MAX
UNIT
tc(CI)
Cycle time, REFCLK
20
†
ns
tf(CI)
Fall time, REFCLK
8
ns
tr(CI)
Rise time, REFCLK
8
ns
tw(CIL)
Pulse duration, REFCLK low
5
ns
tw(CIH) Pulse duration, REFCLK high
5
ns
† Thisdevice utilizes a fully static design and therefore can operate with tc(CI)approaching∞.Thedeviceischaracterizedatfrequenciesapproaching
0 Hz.
Unless otherwise noted, the same switching characteristics that apply to DSP_CLKOUT also apply to
ARM_MCLK.
Table 6–3. Divide-By-Two/Divide-By-Four Clock Option Switching Characteristics
PARAMETER
MIN
TYP
MAX
UNIT
tc(CO)
Cycle time, DSP_CLKOUT
40
2tc(CI)
†
ns
td(CIH-CO)
Delay time, REFCLK high to DSP_CLKOUT high/low
4
10
17
ns
tf(CO)
Fall time, DSP_CLKOUT
2
ns
tr(CO)
Rise time, DSP_CLKOUT
2
ns
tw(COL)
Pulse duration, DSP_CLKOUT low
H–2
H
H + 2
ns
tw(COH)
Pulse duration, DSP_CLKOUT high
H–2
H
H + 2
ns
† Thisdevice utilizes a fully static design and therefore can operate with tc(CI)approaching∞.Thedeviceischaracterizedatfrequenciesapproaching
0 Hz.
tr(CO)
tf(CO)
DSP_CLKOUT
REFCLK
tw(COL)
td(CIH-CO)
tf(CI)
tr(CI)
tc(CO)
tc(CI)
tw(COH)
tw(CIH)
tw(CIL)
Figure 6–2. External Divide-by-Two Clock Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com