WM8976 datasheet(63/83 Pages) WOLFSON

63 / 83 page

Preliminary Technical Data

WM8976

PTD Rev 2.0 February 2005

AUDIO SAMPLE RATES

The WM8976 sample rates for the ADC and the DACs are set using the SR register bits. The

cutoffs for the digital filters and the ALC attack/decay times stated are determined using these

values and assume a 256fs master clock rate.

If a sample rate that is not explicitly supported by the SR register settings is required then the

closest SR value to that sample rate should be chosen, the filter characteristics and the ALC attack,

decay and hold times will scale appropriately.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Additional

Control

3:1

000

Approximate sample rate (configures the

coefficients for the internal digital filters):

000=48kHz

001=32kHz

010=24kHz

011=16kHz

100=12kHz

101=8kHz

110-111=reserved

Table 51 Sample Rate Control

MASTER CLOCK AND PHASE LOCKED LOOP (PLL)

The WM8976 has an on-chip phase-locked loop (PLL) circuit that can be used to:

Generate master clocks for the WM8976 audio functions from another external clock, e.g. in

telecoms applications.

Generate and output (on pin CSB/GPIO1) a clock for another part of the system that is derived from

an existing audio master clock.

Figure 37 shows the PLL and internal clocking arrangment on the WM8976.

The PLL can be enabled or disabled by the PLLEN register bit.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Power

management 1

PLLEN

PLL enable

0=PLL off

1=PLL on

Table 52 PLLEN Control Bit

WM8976 датащи(PDF) 63 Page - Wolfson Microelectronics plc

WM8976 датащи(HTML) 63 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

датащи скачать

ссылки URL