| поискавой системы для электроныых деталей |
|
WM8976 датащи(PDF) 48 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8976 датащи(HTML) 48 Page - Wolfson Microelectronics plc |
|
48 / 83 page ![]() WM8976 Preliminary Technical Data w PTD Rev 2.0 February 2005 48 The signal to be output on LOUT2/ROUT2 comes from the Left/Right Mixer circuits and can be any combination of the DAC output, the Bypass path (output of the input boost stage) and the AUX input. The LOUT2/ROUT2 volume is controlled by the LOUT2VOL/ ROUT2VOL register bits. Note that gains over 0dB may cause clipping if the signal is large. The LOUT2MUTE/ ROUT2MUTE register bits cause the speaker outputs to be muted (the output DC level is driven out). The output pins remains at the same DC level (DCOP), so that no click noise is produced when muting or un-muting The speaker output stages also have a selectable gain boost of 1.5x (3.52dB). When this boost is enabled the output DC level is also level shifted (from AVDD/2 to 1.5xAVDD/2) to prevent the signal from clipping. A dedicated amplifier BUFDCOP, as shown in Figure 23, is used to perform the DC level shift operation. This buffer must be enabled using the BUFDCOPEN register bit for this operating mode. It should also be noted that if SPKVDD is not equal to or greater than 1.5xAVDD this boost mode may result in signals clipping. Table 35 summarises the effect of the SPKBOOST control bits. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R49 Output control 2 SPKBOOST 0 0 = SPK gain = -1; DC = AVDD / 2 1 = SPK gain = +1.5; DC = 1.5 x AVDD / 2 R1 Power management 1 8 BUFDCOPEN 0 Dedicated buffer for DC level shifting output stages when in 1.5x gain boost configuration. 0=Buffer disabled 1=Buffer enabled (required for 1.5x gain boost) Table 34 Speaker Boost Stage Control SPKBOOST OUTPUT STAGE GAIN OUTPUT DC LEVEL OUTPUT STAGE CONFIGURATION 0 1x (0dB) AVDD/2 Inverting 1 1.5x (3.52dB) 1.5xAVDD/2 Non-inverting Table 35 Output Boost Stage Details REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 0 BEEPEN 0 0 = mute AUXR beep input 1 = enable AUXR beep input 3:1 BEEPVOL 000 AUXR input to ROUT2 inverter gain 000 = -15dB ... 111 = +6dB 4 INVROUT2 0 Inverts ROUT2 Output 0 = not inverted 1 = inverted R43 Beep control 5 MUTERPGA2INV 0 Mute input to INVROUT2 mixer Table 36 AUXR – ROUT2 BEEP Mixer Function |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |