поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9993BBCZ датащи(PDF) 32 Page - Analog Devices

номер детали AD9993BBCZ
подробное описание детали  Integrated Mixed-Signal Front End
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9993BBCZ датащи(HTML) 32 Page - Analog Devices

Back Button AD9993BBCZ Datasheet HTML 28Page - Analog Devices AD9993BBCZ Datasheet HTML 29Page - Analog Devices AD9993BBCZ Datasheet HTML 30Page - Analog Devices AD9993BBCZ Datasheet HTML 31Page - Analog Devices AD9993BBCZ Datasheet HTML 32Page - Analog Devices AD9993BBCZ Datasheet HTML 33Page - Analog Devices AD9993BBCZ Datasheet HTML 34Page - Analog Devices AD9993BBCZ Datasheet HTML 35Page - Analog Devices AD9993BBCZ Datasheet HTML 36Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 57 page
background image
Data Sheet
AD9993
Rev. A | Page 31 of 56
CHIP GRADE REGISTER
Address: 0x002, Reset: 0x01, Name: CHIP_GRADE
Table 13. Bit Descriptions for CHIP_GRADE
Bits
Bit Name
Description
Reset
Access
[5:4]
CHIP_SPEED_GRADE
Chip ID/speed grade.
0x0
R
[2:0]
CHIP_DIE_REV
Chip die revision.
0x1
R
DEVICE INDEX REGISTER
Address: 0x005, Reset: 0x0F, Name: DEVICE_INDEX
Table 14. Bit Descriptions for DEVICE_INDEX
Bits
Bit Name
Description
Reset
Access
3
SPI_ADC_D_INDEX
ADC Core D access enable.
0x1
RW
1 = ADC Core D receives the next read/write access from the SPI interface.
0 = ADC Core D does not receive the next read/write access from the SPI
interface.
2
SPI_ADC_C_INDEX
ADC Core C access enable.
0x1
RW
1 = ADC Core C receives the next read/write access from the SPI interface.
0 = ADC Core C does not receive the next read/write access from the SPI
interface.
1
SPI_ADC_B_INDEX
ADC Core B access enable.
0x1
RW
1 = ADC Core B receives the next read/write access from the SPI interface.
0 = ADC Core B does not receive the next read/write access from the SPI
interface.
0
SPI_ADC_A_INDEX
ADC Core A access enable.
0x1
RW
1 = ADC Core A receives the next read/write access from the SPI interface.
0 = ADC Core A does not receive the next read/write access from the SPI
interface.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com