CS61884 datasheet(19/72 Pages) CIRRUS

19 / 72 page

CS61884

DS485PP4

3.7 Analog RX/TX Data I/O

RCLK7

143

Receive Clock Output Port 7

RPOS7/RDATA7

142

Receive Positive Pulse/ Receive Data Output Port 7

RNEG7/BPV7

141

Receive Negative Pulse/Bipolar Violation Output Port 7

SYMBOL

LQFP

FBGA

TYPE

DESCRIPTION

SYMBOL

LQFP

FBGA

TYPE

DESCRIPTION

TTIP0

TRING0

Transmit Tip Output Port 0

Transmit Ring Output Port 0

TTIP and TRING pins are the differential outputs of the

transmit driver. The driver internally matches impedances

for E1 75

Ω, E1 120 Ω and T1/J1 100 Ω lines requiring only

a1:2 transformer. TheCBLSELpin is used to select the

appropriate line matching impedance only in “Hardware”

mode. In host mode, the appropriate line matching imped-

ance is selected by the Line Length Data Register (11h)

(See Section 14.18 on page 39).

NOTE: TTIP and TRING are forced to a high impedance state

when the TCLK pin is “Low” for over 12

µSor the

TXOE pin is forced “Low”.

RTIP0

RRING0

Receive Tip Input Port 0

Receive Ring Input Port 0

RTIP and RRING are the differential line inputs to the re-

ceiver. The receiver uses either Internal Line Impedance or

External Line Impedance modes to match the line imped-

ances for E1 75

Ω, E1 120Ω or T1/J1 100Ω modes.

Internal Line Impedance Mode - The receiver uses the

same external resistors to match the line impedance (Refer

to Figure 17 on page 51).

External Line Impedance Mode - The receiver uses differ-

ent external resistors to match the line impedance (Refer to

Figure 18 on page 52).

- In host mode, the appropriate line impedance is selected

by the Line Length Data Register (11h) (See Section

14.18 on page 39).

- In hardware mode, the CBLSEL pin in combination with

the LEN pins select the appropriate line impedance. (Refer

to Table 3 on page 15 for proper line impedance settings).

NOTE: Data and clock recovered from the signal input on

these pins are output via RCLK, RPOS, and RNEG.

TTIP1

Transmit Tip Output Port 1

TRING1

Transmit Ring Output Port 1

RTIP1

Receive Tip Input Port 1

RRING1

Receive Ring Input Port 1

CS61884 датащи(PDF) 19 Page - Cirrus Logic

CS61884 датащи(HTML) 19 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

датащи скачать

ссылки URL