поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

CS61884 датащи(PDF) 59 Page - Cirrus Logic

номер детали CS61884
подробное описание детали  Octal T1/E1/J1 Line Interface Unit
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61884 датащи(HTML) 59 Page - Cirrus Logic

Back Button CS61884 Datasheet HTML 55Page - Cirrus Logic CS61884 Datasheet HTML 56Page - Cirrus Logic CS61884 Datasheet HTML 57Page - Cirrus Logic CS61884 Datasheet HTML 58Page - Cirrus Logic CS61884 Datasheet HTML 59Page - Cirrus Logic CS61884 Datasheet HTML 60Page - Cirrus Logic CS61884 Datasheet HTML 61Page - Cirrus Logic CS61884 Datasheet HTML 62Page - Cirrus Logic CS61884 Datasheet HTML 63Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 72 page
background image
CS61884
DS485PP4
59
19.7 Master Clock Switching Characteristics
19.8 Transmit Switching Characteristics
19.9 Receive Switching Characteristics
* All parameters guaranteed by production, characterization or design.
Notes: 20. Output load capacitance = 50pF.
21. MCLK is not active.
22. Parameters guaranteed by design and characterization.
Parameter
Symbol
Min.
Typ
Max
Units
MASTER CLOCK (MCLK)
Master Clock Frequency
E1 Modes
MCLK
2.048
MHz
Master Clock Frequency
T1/J1 Modes
MCLK
1.544
MHz
Master Clock Tolerance
-
-100
+100
ppm
Master Clock Duty Cycle
-
40
50
60
%
Parameter
Symbol
Min.
Typ
Max
Units
E1 TCLK Frequency
1/tpw2
-
2.048
-
MHz
E1 TPOS/TNEG Pulse Width (RZ Mode)
236
244
252
nS
T1/J1 TCLK Frequency
1/tpw2
-
1.544
-
MHz
TCLK Tolerance (NRZ Mode)
-50
-
50
PPM
TCLK Duty Cycle
tpwh2/tpw2
--
90
%
TCLK Pulse Width
20
-
-
nS
TCLK Burst Rate
Note 22
--
20
MHz
TPOS/TNEG to TCLK Falling Setup Time (NRZ Mode)
tsu2
25
-
-
nS
TCLK Falling to TPOS/TNEG Hold time (NRZ Mode)
th2
25
-
-
nS
TXOE Asserted Low to TX Driver HIGH-Z
-
-
1
µS
TCLK Held Low to Driver HIGH-Z
Note 21
812
20
µS
Parameter
Symbol
Min.
Typ
Max
Units
RCLK Duty Cycle
40
50
60
%
E1 RCLK Pulse Width
196
244
328
nS
E1 RPOS/RNEG Pulse Width (RZ Mode
200
244
300
nS
E1 RPOS/RNEG to RCLK rising setup time
tsu
150
244
-
nS
E1 RPOS/RNEG to RCLK hold time
th
200
244
-
nS
T1/J1 RCLK Pulse Width
259
324
388
nS
T1/J1 RPOS/RNEG Pulse Width (RZ Mode)
250
324
400
nS
T1/J1 POS/RNEG to RCLK rising setup time
tsu
150
324
-
nS
T1/J1 RPOS/RNEG to RCLK hold time
th
200
324
-
nS
RPOS/RNEG Output to RCLK Output (RZ Mode)
-
-
10
nS
Rise/Fall Time, RPOS, RNEG, RCLK, LOS outputs
tr,tf
-
-
85
nS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com