поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD7183 датащи(PDF) 14 Page - Analog Devices

номер детали AD7183
подробное описание детали  Advanced Video Decoder with 10-Bit ADC and Component Input Support
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD7183 датащи(HTML) 14 Page - Analog Devices

Back Button AD7183 Datasheet HTML 10Page - Analog Devices AD7183 Datasheet HTML 11Page - Analog Devices AD7183 Datasheet HTML 12Page - Analog Devices AD7183 Datasheet HTML 13Page - Analog Devices AD7183 Datasheet HTML 14Page - Analog Devices AD7183 Datasheet HTML 15Page - Analog Devices AD7183 Datasheet HTML 16Page - Analog Devices AD7183 Datasheet HTML 17Page - Analog Devices AD7183 Datasheet HTML 18Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 40 page
background image
REV. 0
–14–
ADV7183
OUTPUT INTERFACE
Mode Selection Overview
The ADV7183 supports three output interfaces: LLC-compatible
synchronous pixel interface, the CAPI interface, and the SCAPI
interface. When the part is configured in the synchronous pixel
interface mode, pixel and control data are output synchronous with
LLC1 (8-bit mode) or LLC2 (16-bit mode). In this mode control
and timing information for field, vertical blanking, and horizontal
blanking identification may also be encoded as control codes.
When configured in CAPI or SCAPI mode only the active
pixel data is output synchronous with the CLKIN (asynchronous
FIFO clock). The pixels are output via a 512-pixel deep, 20-bit
wide FIFO. HACTIVE and VACTIVE are output on independent
pins. HACTIVE will be active during the active viewable period
of a video line and VACTIVE will be active during the active
viewable period of a video field. CAPI and SCAPI modes will
always output data in 16-bit, so this mode of operation cannot be
used when an 8-bit or 10-bit output interface is required. After
power-up, the ADV7183 will default to the LLC-compatible
8-bit CCIR656 4:2:2 @ LLC.
Synchronous Pixel Interface
When the output is configured for an 8-bit pixel interface, the
data is output on the pixel output port P[15:8]. In this mode,
8 bits of chrominance data will precede 8 bits of luminance
data. New pixel data is output on the pixel port after each
rising edge of LLC1. When the output is configured for a 16-
bit pixel interface, the luminance data is output on P[15:8]
and the chrominance data on P[7:0]. In this mode the data is
output with respect to LLC2. Figure 20 shows the basic timing
relationship for this mode.
PIXEL DATA
SAV
P15-8[7:0]
LLC1
LLC2
PIXEL DATA
P7-0[7:0]
SAV
SAV
SAV
Y0
Y1
Y2
Y3
Y4
Cb0
Cr0
Cb1
Cr1
Cb2
00
FF
XY
00
Figure 20. Synchronous Pixel Interface, 16-Bit Example



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com