поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST72344K2 датащи(PDF) 203 Page - STMicroelectronics

номер детали ST72344K2
подробное описание детали  SCI asynchronous serial interface
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72344K2 датащи(HTML) 203 Page - STMicroelectronics

Back Button ST72344K2 Datasheet HTML 199Page - STMicroelectronics ST72344K2 Datasheet HTML 200Page - STMicroelectronics ST72344K2 Datasheet HTML 201Page - STMicroelectronics ST72344K2 Datasheet HTML 202Page - STMicroelectronics ST72344K2 Datasheet HTML 203Page - STMicroelectronics ST72344K2 Datasheet HTML 204Page - STMicroelectronics ST72344K2 Datasheet HTML 205Page - STMicroelectronics ST72344K2 Datasheet HTML 206Page - STMicroelectronics ST72344K2 Datasheet HTML 207Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 203 / 247 page
background image
ST72344xx, ST2345xx
Electrical characteristics
Doc ID 12321 Rev 6
203/247
The ST7 internal clock can be supplied by an internal RC oscillator and PLL (selectable by
option byte).
Table 89.
AVD thresholds
Symbol
Parameter
Conditions (1)
1.
TA = -40 to +85°C unless otherwise specified.
Min (2)
2.
Not tested in production, guaranteed by characterization.
Typ
Max (2)
Unit
VIT+(AVD)
1=>0 AVDF flag toggle threshold
(VDD rise)
High threshold
Med. threshold
Low threshold
4.15
3.64
3.00
4.50
3.96
3.28
4.91
4.30
3.54
V
VIT-(AVD)
0=>1 AVDF flag toggle threshold
(VDD fall)
High threshold
Med. threshold
Low threshold
3.96
3.44
2.85
4.28
3.76
3.11
4.66
4.06
3.35
Vhys(AVD) AVD voltage threshold hysteresis VIT+(AVD)-VIT-(AVD)
200
mV
ΔV
IT-
Voltage drop between ADV flag
set and LVD reset activated
VIT-(AVD)-VIT-(LVD)
450
mV
Table 90.
PLL characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPLLIN
PLL Input frequency (1)
1.
Guaranteed by design.
VDD = 2.7 to 3.65 V
PLL option x4 selected
0.95
1
1.05
MHz
VDD = 3.3 to 5.5 V
PLL option x8 selected
0.90
1
1.10
VDD(PLL)
PLL operating range
PLL option x4 selected (2)
2.
To obtain a x4 multiplication ratio in the range 3.3 to 5.5V, the DIV2EN option bit must enabled.
2.7
3.65
V
PLL option x8 selected
3.3
5.5
tw(JIT)
PLL jitter period
fRC = 1 MHz
8
kHz
JITPLL
PLL jitter (
Δf
CPU/fCPU)
VDD = 3.0 V
3.0
%
VDD = 5.0 V
1.6
IDD(PLL)
PLL current
consumption
TA=25 °C
600
µA
Table 91.
Internal RC oscillator and PLL
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDD(RC)
Internal RC oscillator
operating voltage
Refer to operating range
of VDD with TA, Table 87
2.7
5.5
V
VDD(x4PLL) x4 PLL operating voltage
2.7
5.5
VDD(x8PLL) x8 PLL operating voltage
3.3
5.5
tSTARTUP
PLL Startup time
60
PLL input
clock (fPLL)
cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com