L9659 datasheet(17/51 Pages) STMICROELECTRONICS

17 / 51 page

L9659

Electrical specifications

Doc ID 022048 Rev 2

17/51

2.4.3

SPI timing

All SPI timing is performed with a 150 pF load on MISO unless otherwise noted

4.9V

 V

DD  5.1V; 7V  VRESX  37V; 7V  VSDIAG  37V; FEN1 = FEN2 = FEN3 = FEN4 =

VDD; R_REF = 10K, ±1%, 100PPM; -40°C  TA  +95°C; C_VRES0_1  68nF;

C_VRES2_3

 68nF; C_VRES4_5  68nF; C_VRES6_7  68nF; unless other specified.

Table 8.

SPI timing - DC electrical characteristics

No.

Symbol

Parameter

Min.

Typ.

Max.

Unit

fop

Transfer frequency

5.50

MHz

tSCK

SCLK Period

181

tLEAD

Enable Lead Time

tLAG

Enable Lag Time

tSCLKHS

SCLK, High Time

tSCLKLS

SCLK, Low Time

tSUS

MOSI, Input Setup Time

tHS

MOSI, Input Hold Time

MISO, Access Time

tDIS

(1)

MISO, Disable Time

100

tVS

MISO, Output Valid Time

tHO (1)

MISO, Output Hold Time

tRO

Rise Time (Design Information)

tFO

Fall Time (Design Information)

tCSN

CS_D, Negated Time

640

tCLKN

Time between CS rising edge and first transition

of SCLK must be higher than tCLKN. It happens

when multiple devices are connected to the

same SCLK and MOSI but with different chip

select.

500

Parameters tDIS and tHO shall be measured with no additional capacitive load beyond the normal test fixture capacitance

on the MISO pin. Additional capacitance during the disable time test erroneously extends the measured output disable

time, and minimum capacitance on MISO is the worst case for output hold time.

L9659 датащи(PDF) 17 Page - STMicroelectronics

L9659 датащи(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

датащи скачать

ссылки URL