поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8737 датащи(PDF) 25 Page - Wolfson Microelectronics plc

номер детали WM8737
подробное описание детали  STEREO ADC WITH MICROPHONE PREAMPLIFIER
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8737 датащи(HTML) 25 Page - Wolfson Microelectronics plc

Back Button WM8737 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8737 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8737 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8737 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8737 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8737 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8737 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8737 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8737 Datasheet HTML 29Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 38 page
background image
Preliminary Technical Data
WM8737L
w
AI Rev 3.0 May 2004
25
MASTER AND SLAVE MODE OPERATION
The WM8737L can be configured as either a master or slave mode device. As a master device the
WM8737L generates BCLK and ADCLRC and thus controls sequencing of the data transfer on
ADCDAT. In slave mode, the WM8737L responds with data to clocks it receives over the digital
audio interface. The mode can be selected by writing to the MS bit (see Table 14). Master and slave
modes are illustrated below.
BCLK
ADCDAT
ADCLRC
WM8737
ADC
DSP /
ENCODER
BCLK
ADCDAT
ADCLRC
WM8737
ADC
DSP /
ENCODER
Figure 9a Master Mode
Figure 9b Slave Mode
AUDIO DATA FORMATS
In Left Justified mode, the MSB is available on the first rising edge of BCLK following an ADCLRC
transition. The other bits up to the LSB are then transmitted in order. Depending on word length,
BCLK frequency and sample rate, there may be unused BCLK cycles before each ADCLRC
transition.
LEFT CHANNEL
RIGHT CHANNEL
ADCLRC
BCLK
ADCDAT
1/fs
n
3
2
1
n-2
n-1
LSB
MSB
n
3
2
1
n-2
n-1
LSB
MSB
Figure 10 Left Justified Audio Interface (assuming n-bit word length)
In Right Justified mode, the LSB is available on the last rising edge of BCLK before an ADCLRC
transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK
frequency and sample rate, there may be unused BCLK cycles after each ADCLRC transition.
LEFT CHANNEL
RIGHT CHANNEL
ADCLRC
BCLK
ADCDAT
1/fs
n
3
2
1
n-2
n-1
LSB
MSB
n
3
2
1
n-2
n-1
LSB
MSB
Figure 11 Right Justified Audio Interface (assuming n-bit word length)
In I
2S mode, the MSB is available on the second rising edge of BCLK following an ADCLRC
transition. The other bits up to the LSB are then transmitted in order. Depending on word length,
BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one
sample and the MSB of the next.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com