поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MB91F467DA датащи(PDF) 26 Page - Cypress Semiconductor

номер детали MB91F467DA
подробное описание детали  32-bit RISC, load/store architecture, five-stage pipeline
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CYPRESS [Cypress Semiconductor]
домашняя страница  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

MB91F467DA датащи(HTML) 26 Page - Cypress Semiconductor

Back Button MB91F467DA Datasheet HTML 22Page - Cypress Semiconductor MB91F467DA Datasheet HTML 23Page - Cypress Semiconductor MB91F467DA Datasheet HTML 24Page - Cypress Semiconductor MB91F467DA Datasheet HTML 25Page - Cypress Semiconductor MB91F467DA Datasheet HTML 26Page - Cypress Semiconductor MB91F467DA Datasheet HTML 27Page - Cypress Semiconductor MB91F467DA Datasheet HTML 28Page - Cypress Semiconductor MB91F467DA Datasheet HTML 29Page - Cypress Semiconductor MB91F467DA Datasheet HTML 30Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 137 page
background image
Document Number: 002-04613 Rev. *A
Page 26 of 137
MB91460D Series
8. CPU and Control Unit
The FR family CPU is a high performance core that is designed based on the RISC architecture with advanced instructions for
embedded applications.
8.1 Features
• Adoption of RISC architecture
Basic instruction: 1 instruction per cycle
• General-purpose registers: 32-bit × 16 registers
• 4 Gbytes linear memory space
• Multiplier installed
32-bit × 32-bit multiplication: 5 cycles
16-bit × 16-bit multiplication: 3 cycles
• Enhanced interrupt processing function
Quick response speed (6 cycles)
Multiple-interrupt support
Level mask function (16 levels)
• Enhanced instructions for I/O operation
Memory-to-memory transfer instruction
Bit processing instruction
Basic instruction word length: 16 bits
• Low-power consumption
Sleep mode/stop mode
8.2 Internal architecture
• The FR family CPU uses the Harvard architecture in which the instruction bus and data bus are independent of each other.
• A 32-bit
16-bit buffer is connected to the 32-bit bus (D-bus) to provide an interface between the CPU and peripheral resources.
•A Harvard
Princeton bus converter is connected to both the I-bus and D-bus to provide an interface between the CPU and
the bus controller.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com