поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HMC702LP6CE датащи(PDF) 16 Page - Analog Devices

номер детали HMC702LP6CE
подробное описание детали  14 GHz 16-BIT FRACTIONAL-N PLL
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

HMC702LP6CE датащи(HTML) 16 Page - Analog Devices

Back Button HMC702LP6CE Datasheet HTML 12Page - Analog Devices HMC702LP6CE Datasheet HTML 13Page - Analog Devices HMC702LP6CE Datasheet HTML 14Page - Analog Devices HMC702LP6CE Datasheet HTML 15Page - Analog Devices HMC702LP6CE Datasheet HTML 16Page - Analog Devices HMC702LP6CE Datasheet HTML 17Page - Analog Devices HMC702LP6CE Datasheet HTML 18Page - Analog Devices HMC702LP6CE Datasheet HTML 19Page - Analog Devices HMC702LP6CE Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 38 page
background image
For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824
Phone: 978-250-3343
Fax: 978-250-3373
Order On-line at www.hittite.com
Application Support: Phone: 978-250-3343 or apps@hittite.com
16
HMC702LP6CE
v10.0812
14 GHz 16-BIT FRACTIONAL-N PLL
With this simplification the single sideband integrated Vco phase noise, Ф2 , in rads2 at the phase detector is given by
(EQ 9)
where
Ф2 SSB(ƒ0) is the single sideband phase noise in rads2/Hz inside the loop bandwidth, B is the 3 dB corner frequency of
the closed loop PLL and n is the division ratio of the prescaler
the rms phase jitter of the Vco in rads, Ф , results from the power sum of the two sidebands:
Ф = √ 2Ф
2
SSB
(EQ 10)
Since the simple integral of (EQ 9) is just a product of constants, we can easily do the integral in the log domain.
For example if the Vco phase noise inside the loop is -100 dBc/Hz at 10 kHz offset and the loop bandwidth is
100 kHz, and the division ratio n=100, then the integrated single sideband phase noise at the phase detector in dB is
given by Ф2dB = 10log (Ф2(ƒ0)Bπ ⁄ n2) = -100 + 50 + 5 - 40 = -85 dBrads, or equivalently Ф = 10-82/20 = 56 urads rms or
3.2 milli-degrees rms.
While the phase noise reduces by a factor of 20logn after division to the reference, the jitter is a constant.
the rms jitter from the phase noise is then given by Tjnp = Tref Ф / 2π
in this example if the reference was 50 MHz, Tref = 20 nsec, and hence Tjpn = 178 femto-sec.
a normal 3 sigma peak-to-peak variation in the arrival time therefore would be
±3
√ 2Tjpn = 0.756 ps
if the synthesizer was in fractional mode, the fractional modulation of the Vco divider will dominate the jitter. the exact
standard deviation of the divided Vco signal will vary based upon the modulator chosen, however a typical modulator
will vary by about ±3 Vco periods, ±4 Vco periods, worst case.
if, for example, a nominal Vco at 5 GHz is divided by 100 to equal the reference at 50 MHz, then the worst case
division ratios will vary by 100±4. Hence the peak variation in the arrival times caused by Δ∑ modulation of the
fractional synthesizer at the reference will be
(EQ 11)
PFD Jitter and Lock Detect Background (Continued)
in this example, tjΔ∑pk = ±200 ps(108-92)/2 = ±1600 psec. if we note that the distribution of the delta sigma modulation
is approximately gaussian, we could approximate tjΔ∑pk as a 3 sigma jitter, and hence we could estimate the rms jitter
of the Δ∑ modulator as about 1/3 of tjΔ∑pk or about 532 psec in this example.
Hence the total rms jitter Tj, expected from the delta sigma modulation plus the phase noise of the Vco would be given
by the rms sum , where
(EQ 12)
in this example the jitter contribution of the phase noise calculated previously would add only 0.764psec more jitter at
the reference, hence we see that the jitter at the phase detector is dominated by the fractional modulation.
Bottom line, we have to expect about ±1.6 nsec of normal variation in the phase detector arrival times when in
fractional mode. in addition, lower Vco frequencies with high reference frequencies will have much larger variations.,
for example, a 1 GHz Vco operating at near the minimum nominal divider ratio of 72, would, according to (EQ 11),
exhibit about ±4 nsec of peak variation at the phase detector, under normal operation. the lock detect circuit must not
confuse this modulation as being out of lock.
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
For price, delivery, and to place orders: Analog Devices, Inc.,
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106
Phone: 781-329-4700 • Order online at www.analog.com
Application Support: Phone: 1-800-ANALOG-D



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com