поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCP19124 датащи(PDF) 52 Page - Microchip Technology

номер детали MCP19124
подробное описание детали  Digitally-Enhanced Power Analog Synchronous Low-Side Dual-Loop PWM Controller
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP19124 датащи(HTML) 52 Page - Microchip Technology

Back Button MCP19124 Datasheet HTML 48Page - Microchip Technology MCP19124 Datasheet HTML 49Page - Microchip Technology MCP19124 Datasheet HTML 50Page - Microchip Technology MCP19124 Datasheet HTML 51Page - Microchip Technology MCP19124 Datasheet HTML 52Page - Microchip Technology MCP19124 Datasheet HTML 53Page - Microchip Technology MCP19124 Datasheet HTML 54Page - Microchip Technology MCP19124 Datasheet HTML 55Page - Microchip Technology MCP19124 Datasheet HTML 56Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 236 page
background image
MCP19124/5
DS20005619A-page 52
 2016 Microchip Technology Inc.
6.13
Mode and RFB MUX Control
The MODECON register controls the Master/Slave
configuration.
In Master mode, it allows the VREF2 signal of the
Master MCP19124/5 device to be buffered and
connected to a GPIO pin. This output signal can be
connected to a Slave PWM driver (MCP1631) at the
VREF input to regulate current via the Slave PWM
Controller. Also in Master mode, the CLKOUT sync
signal is routed to GPA1. In Semi-Master Mode users
have the option to implement VREF2 and CLKOUT
independently. In Slave mode the PWM switching
frequency is obtained from the CLKIN pin at GPA1. In
Stand-Alone mode, the VREF2 unity gain buffer is not
connected to a separate GPIO Pin and the PWM
switching frequency is internally generated.
REGISTER 6-15:
MODECON: MASTER/SLAVE AND RFB MUX CONTROL REGISTER
R/W-0
R/W-0
U-0
U-0
R/W-0
U-0
U-0
U-0
MSC1
MSC0
—
—MSC2
—
—
—
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
u = Bit is unchanged
x = Bit is unknown
-n = Value at POR
‘1’
= Bit is set
‘0’
= Bit is cleared
bit 7-6
MSC<1:0>: Master/Slave Configuration bits
00
= Device set as stand-alone unit (VREF2 disabled, switching frequency internally generated)
01
= Device set as MASTER (VREF2 to GPB1, CLKOUT sync to GPA1)
10
= Device set as SLAVE MODE (CLKIN switching frequency sync signal to GPA1)
11
= Device set to SEMI-MASTER MODE
bit 5-4
Unimplemented: Read as ‘0’
bit 3
MSC2: Semi-Master Mode Options bit
0
= GPB1 is VREF2 Output, GPA1 is general purpose I/O
1
= GPB1 is general purpose output, GPA1 is CLKOUT
bit 2-0
Unimplemented: Read as ‘0’



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com