ML7396AB datasheet(29/140 Pages) LAPIS

29 / 140 page

FEDL7396A/B/E-07

ML7396A/B/E

29/140

TX FIFO usage notification function

This function is to notice un-transmitted data in TX_FIFO (FIFO usage) to the MCU using SINTN (interrupt) pin (#10)

and/or DMON pin (#17). If un-transmitted data in TX_FIFO (FIFO usage) exceeds the full level threshold set by

[TX_ALARM_LH:B0 0x35] register, SINTN pin will become “L” (FIFO-Full interrupt) and/or DMON pin will become “H”.

And if the TX_FIFO usage is equal to or less than the empty threshold level set by [TX_ALARM_HL:B0 0x36] register,

SINTN will become “L” (FIFO-Empty interrupt) and/or DMON pin will become ”L”.

If re-generating the FIFO-Full interrupr (INT[05], group1), after clearing the interrupt, once the TX_FIFO usage should be

equal or less than the empty level. If re-generating the FIFO-Empty interrupt (INT[04], group1), after clearing the interrupt,

one the TX_FIFO usage excceds the full level threshold.

TX empty level

(address=0x0F)

TX full level

(address=0x3E)

0x00

0xFF

DMON pin will be

“H” when written

data exceeds TX

full level.

DMON pin will be

“L” when TX data

usage is smaller

than TX empty

level.

[TX FIFO usage]

Time

TX full level

TX empty level

DMON signal

TX data amount

TX_FIFO usage transition

SINTN signal

0x0F

0x3E

[Note]

At default setting, DMON pin is configured as CLKOUT output. If using DMON pin as this function, CLKOUT_EN

([CLK_SET:B0 0x02(4)]) =0b0 and FIFO_TRG_EN ([CRC_AREA/FIFO_TRG:B0 0x77(0)])=0b1 are required.

Each threshold should set as [TX_ALARM_LH:B0 0x35] (full level) > [TX_ALARM_HL:B0 0x36] (empty level).

ML7396AB датащи(PDF) 29 Page - LAPIS Semiconductor Co., Ltd.