UCD3138ARMHT datasheet(45/87 Pages) TI1

45 / 87 page

ON/OFF Control

AD00

AD01

VDD

IBIAS

To ADC MUX

RADDSET

UCD3138A

www.ti.com

SLUSC66C – MARCH 2015 – REVISED SEPTEMBER 2016

Submit Documentation Feedback

Product Folder Links: UCD3138A

Detailed Description

The user can allocate 2 pins of the 12-bit ADC input channels, AD_00 and AD_01, for PMBus address

decoding. At power-up the device applies IBIAS to each address detect pin and the voltage on that pin is

captured by the internal 12-bit ADC.

RADDSET is the resistor that sets the PMBus address. Bin(VAD0x) is the address bin for one of 12 address

as shown in Figure 7-13.

Figure 7-13. PMBus Address Detection Method

7.5.5.3

General Purpose ADC12

The ADC12 is a 12-bit, high speed analog-to-digital converter, equipped with the following options:

•

Typical conversion speed of 267 ksps

•

Conversions can consist from 1 to 16 ADC channel conversions in any desired sequence

•

Post conversion averaging capability, ranging from 4X, 8X, 16X or 32X samples

•

Configurable triggering for ADC conversions from the following sources: firmware, DPWM rising edge,

ADC_EXT_TRIG pin or Analog Comparator results

•

Interrupt capability to embedded processor at completion of ADC conversion

•

Six digital comparators on the first 6 channels of the conversion sequence using either raw ADC data

or averaged ADC data

•

Two 10 µA current sources for excitation of PMBus addressing resistors

•

Dual sample and hold for accurate power measurement

•

Internal temperature sensor for temperature protection and monitoring

The control module ADC12 Contol Block Diagram contains the control and conversion logic for auto-

sequencing a series of conversions. The sequencing is fully configurable for any combination of 16

possible ADC channels through an analog multiplexer embedded in the ADC12 block. Once converted,

the selected channel value is stored in the result register associated with the sequence number. Input

channels can be sampled in any desired order or programmed to repeat conversions on the same channel

multiple times during a conversion sequence. Selected channel conversions are also stored in the result

registers in order of conversion, where the result 0 register is the first conversion of a 16-channel

sequence and result 15 register is the last conversion of a 16-channel sequence. The number of channels

converted in a sequence can vary from 1 to 16.

Unlike EADC0 through EADC2, which are primarily designed for closing high speed compensation loops,

the ADC12 is not usually used for loop compensation purposes. The EADC converters have a

substantially faster conversion rate, thus making them more attractive for closed loop control. The ADC12

features make it best suited for monitoring and detection of currents, voltages, temperatures and faults.

Please see the Typical Characteristics plots for the temperature variation associated with this function.

UCD3138ARMHT датащи(PDF) 45 Page - Texas Instruments

UCD3138ARMHT датащи(HTML) 45 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

датащи скачать

ссылки URL