поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

THS1041CPWR датащи(PDF) 23 Page - Texas Instruments

Click here to check the latest version.
номер детали THS1041CPWR
подробное описание детали  10-Bit, 40-MSPS ANALOG-TO-DIGITAL CONVERTER WITH PGA AND CLAMP
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

THS1041CPWR датащи(HTML) 23 Page - Texas Instruments

Back Button THS1041CPWR Datasheet HTML 19Page - Texas Instruments THS1041CPWR Datasheet HTML 20Page - Texas Instruments THS1041CPWR Datasheet HTML 21Page - Texas Instruments THS1041CPWR Datasheet HTML 22Page - Texas Instruments THS1041CPWR Datasheet HTML 23Page - Texas Instruments THS1041CPWR Datasheet HTML 24Page - Texas Instruments THS1041CPWR Datasheet HTML 25Page - Texas Instruments THS1041CPWR Datasheet HTML 26Page - Texas Instruments THS1041CPWR Datasheet HTML 27Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 42 page
background image
THS1041
SLAS289C − OCTOBER 2001 − REVISED OCTOBER 2004
23
www.ti.com
PRINCIPLES OF OPERATION
operating configuration examples (continued)
Figure 35 shows a configuration using the internal ADC references for digitizing a dc-coupled differential input
with 1.5-Vp-p span and 1.5-V common-mode voltage. External resistors are used to set the internal bandgap
reference output at VREF to 0.75 V. Tying MODE to AVDD then sets the REFT and REFB voltages via the internal
reference generator for a 1.5-Vp-p ADC input range.
If a transformer is used to generate the differential ADC input from a single-ended signal, then the CLAMPOUT
pin provides a suitable bias voltage for the secondary windings center tap when MODE = AVDD.
AIN+
AIN−
VREF = 0.75 V
REFB
MODE
REFSENSE
AVDD
1.875 V
1.125 V
1.875 V
1.125 V
1.5 V
1.5 V
REFT
5 k
Ω
10 k
Ω
0.1
µF
10
µF
20 pF
20 pF
20
Ω
20
Ω
0.1
µF
0.1
µF
10
µF
Figure 35. Operating Configuration: 1.5-V Differential Input, Internal ADC References
Figure 36 shows a configuration using the internal ADC references and an external VREF source for digitizing
a dc coupled single-ended input with span 0.5 V to 2 V. A 1.25-V external source provides the bias voltage for
the AIN− pin and also, via a buffered potential divider; the 0.75 VREF voltage required to set the input range
to 1.5 Vp-p MODE is tied to AVDD to set internal ADC references configuration.
AIN+
AIN−
REFT
MODE
REFB
2 V
0.5 V
1.25 V
VREF
AVDD
10 k
Ω
_
+
REFSENSE
AVDD
15 k
Ω
(0.75 V)
1.25
Source
0.1
µF
10
µF
0.1
µF
0.1
µF
20 pF
20 pF
20
Ω
20
Ω
10
µF
Figure 36. Operating Configuration: 1.5-V Single-Ended Input, External VREF Source



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com