| поискавой системы для электроныых деталей |
|
THS1041CPWR датащи(PDF) 18 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
THS1041CPWR датащи(HTML) 18 Page - Texas Instruments |
|
18 / 42 page ![]() THS1041 SLAS289C − OCTOBER 2001 − REVISED OCTOBER 2004 18 www.ti.com PRINCIPLES OF OPERATION internal reference mode (MODE = AVDD or AVDD/2) Sample and Hold X1 X−1 ADC Core PGA AIN+ AIN− Internal Reference Buffer VREF AGND AVDD + VREF 2 AVDD − VREF 2 Figure 27. ADC Reference Generation, MODE = AVDD/2 Connecting MODE to AVDD or AVDD/2 enables the internal ADC references buffer A2. The outputs of A2 are connected to the REFT and REFB pins and its inputs are connected to pins VREF and AGND. The resulting voltages at REFT and REFB are: REFT + AV DD ) VREF 2 REFB + AV DD * VREF 2 Depending on the connection of the REFSENSE pin, the voltage on VREF may be driven by an off-chip source or by the internal bandgap reference (A1) (see onboard reference generator configuration) to match the THS1041 input range to their application requirements. When MODE = AVDD the CLAMPOUT pin provides a buffered, stabilized AVDD/2 output voltage that can be used as a bias reference for ac coupling networks connecting the signal sources to the AIN+ or AIN− inputs. This removes the need for the user to provide a stabilized external bias reference. (8) (9) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |