поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TUSB5052 датащи(PDF) 58 Page - Texas Instruments

номер детали TUSB5052
подробное описание детали  USB TO 2-SERIAL PORT CONTROLLER WITH CONFIGURABLE OPTIONAL HUB
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TUSB5052 датащи(HTML) 58 Page - Texas Instruments

Back Button TUSB5052 Datasheet HTML 54Page - Texas Instruments TUSB5052 Datasheet HTML 55Page - Texas Instruments TUSB5052 Datasheet HTML 56Page - Texas Instruments TUSB5052 Datasheet HTML 57Page - Texas Instruments TUSB5052 Datasheet HTML 58Page - Texas Instruments TUSB5052 Datasheet HTML 59Page - Texas Instruments TUSB5052 Datasheet HTML 60Page - Texas Instruments TUSB5052 Datasheet HTML 61Page - Texas Instruments TUSB5052 Datasheet HTML 62Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 82 page
background image
7−10
7.2.1
Receiver Data Flow
Every UART receiver has a 32-byte FIFO. The receiver FIFO has two trigger levels. One is the high-level mark
(HALT), which is set to 12 bytes, and the other is the low-level mark (RESTORE), which is set to 4-bytes. When the
HALT mark is reached, either the RTS pin goes high or Xoff is transmitted (depending on the auto setting). When the
FIFO reaches the RESTORE mark, then either the RTS pin goes low or Xon is transmitted.
64-Byte
Y-Buffer
64-Byte
X-Buffer
DMA
DMACDR
UBM
X/Y
48
Receiver
Halt on Error or Time-Out
RDR: 32-Byte FIFO
RTS/DTR = 1
or Xoff Transmitted
RTS/DTR = 0
or Xon Transmitted
Xoff/Xon
CTS/DTR = 1/0
64-Byte
Y-Buffer
64-Byte
X-Buffer
DMA
DMACDR
SIN
SOUT
TDR
Pause/Run
Host
Figure 7−2. Receiver/Transmitter Data Flow
7.2.2
Hardware Flow Control
Figure 7−3 illustrates the connection necessary to achieve hardware flow control. CTS and RTS signals are provided
for this purpose. Auto-CTS and auto-RTS (and Xon/Xoff) can be enabled/disabled independently by programming
the FCRL register.
TUSB5052
SIN
RTS
SOUT
CTS
External Device
SOUT
CTS
SIN
RTS
Figure 7−3. Auto Flow Control Interconnect
7.2.3
Auto-RTS (Receiver Control)
In this mode, the RTS output pin signals the receiver FIFO status to an external device. The RTS output signal is
controlled by the high-level and low-level marks of the FIFO. When the high-level mark is reached, RTS goes high,
signaling to an external sending device to halt its transfer. Conversely, when the low-level mark is reached, RTS goes
low, signaling to an external sending device to resume its transfer. Data transfer from the FIFO to the X/Y-buffer is
performed by the DMA controller. See section 6.2 for DMA transfer termination conditions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com