AD9956SLASHPCB datasheet(21/32 Pages) AD

21 / 32 page

AD9956

Rev. 0 | Page 21 of 32

Automatic Synchronization

In automatic synchronization mode, the device is placed into

slave mode and automatically aligns the internal SYNC_CLK to

a master SYNC_CLK signal, supplied on the SYNC_IN input.

When this bit is enabled, the PLL_LOCK is not available as an

output, however, an out-of-lock condition can be detected by

reading Control Function Register 1 and checking the status of

the PLL_LOCK_ERROR bit, CFR1<24>. The automatic

synchronization function is enabled by setting the Control

Function Register 1 automatic synchronization bit, CFR1<3>.

To employ this function at higher clock rates (SYNC_CLK >

62.5 MHz and SYSCLK > 250 MHz), the high speed sync

enable bit (CFR1<0>) should be set as well.

Manual Synchronization, Hardware Controlled

In this mode, the user controls the timing relationship of the

SYNC_CLK with respect to SYSCLK. When hardware manual

synchronization is enabled, the PLL_LOCK/ SYNC_IN pin

becomes a digital input. For each and every rising edge detected

on the SYNC_IN input, the device advances the SYNC_IN

rising edge by one SYSCLK period. When this bit is enabled, the

PLL_LOCK is not available as an output. However, an out-of-

lock condition can be detected by reading Control Function

CFR1<24>. This synchronization function is enabled by setting

the hardware manual synchronization enable bit, CFR1<1>.

Manual Synchronization, Software Controlled

In this mode, the user controls the timing relationship between

SYNC_CLK and SYSCLK through software programming.

When the software manual synchronization bit (CFR1<2>) is

set high, the SYNC_CLK is advanced by one SYSCLK cycle.

Once this operation is complete, the bit is cleared. The user can

set this bit repeatedly to advance the SYNC_CLK rising edge

multiple times. Because the operation does not use the

PLL_LOCK/ SYNC_IN pin as a SYNC_IN input, the

PLL_LOCK signal can be monitored on the PLL_LOCK pin

during this operation.

SYSCLK DUT 1

SYNC CLK

DUT1

SYNC CLK DUT2 WITHOUT

SYNC_CLK ALIGNED

SYSCLK DUT 2

SYNCHRONIZATION FUNCTIONS CAN ALIGN DIGITAL CLOCK

RELATIONSHIPS, THEY CANNOT DESKEW THE EDGES OF CLOCKS

SYNC CLK DUT2 WITH

SYNC_CLK ALIGNED

Figure 28. Synchronization Functions: Capabilities and Limitations

AD9956/PCB датащи(PDF) 21 Page - Analog Devices

AD9956/PCB датащи(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

датащи скачать

ссылки URL