 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AD9956/PCB датащи(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9956/PCB датащи(HTML) 1 Page - Analog Devices |
|
|
1 / 32 page  2.7 GHz DDS-Based AgileRFTM Synthesizer AD9956 Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved. FEATURES 400 MSPS internal DDS clock speed 48-bit frequency tuning word 14-bit programmable phase offset Integrated 14-bit DAC Excellent dynamic performance Phase noise ≤ 135 dBc/Hz @ 1 KHz offset −80 dB SFDR @ 160 MHz (±100 KHz offset IOUT) 25 Mb/s write-speed serial I/O control 200 MHz phase frequency detector inputs 655 MHz programmable input dividers for the phase frequency detector (÷M, ÷N) {M, N = 1..16} (bypassable) Programmable RF divider (÷R) {R = 1, 2, 4, 8} (bypassable) 8 phase/frequency profiles 1.8 V supply for device operation 3.3 V supply for I/O and charge pump Software controlled power-down 48-lead LFCSP package Automatic linear frequency sweeping capability (in DDS) Programmable charge pump current (up to 4 mA) Phase modulation capability Multichip synchronization Dual-mode PLL lock detect 655 MHz CML-mode PECL-compliant driver APPLICATIONS Agile LO frequency synthesis FM chirp source for radar and scanning systems Automotive radars Test and measurement equipment Acousto-optic device drivers FUNCTIONAL BLOCK DIAGRAM FREQUENCY ACCUMULATOR PHASE ACCUMULATOR PHASE OFFSET PHASE OFFSET WORD TIMING AND CONTROL LOGIC PHASE TO AMPLITUDE CONVERSION 14 FTW 48 24 DAC RF-DIVIDER ÷R FROM PLLOSC 3 PS<2:0> RESET I/O PORT CHARGE PUMP SCALER Φ BUFFER BUFFER CP_OUT CP_RSET PLL_LOCK/SYNC_IN I/O_UPDATE SYNC_OUT REFCLK REFCLK CML CLOCK DRIVER DRV DRV DRV_RSET DAC_RSET IOUT IOUT SYNC_CLK SYSCLK DELTA FREQUENCY TUNING WORD DELTA FREQUENCY RAMP RATE SYSCLK 3 LOCK DETECT 48 19 14 DDS CORE SYSCLK I/O_RESET OSCILLATOR 16 CHARGE PUMP PLLREF/ PLLREF PLLOSC/ PLLOSC ÷N ÷4 ÷M Figure 1. |
Аналогичный номер детали - AD9956/PCB |
|
Аналогичное описание - AD9956/PCB |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
