DP83256VF datasheet(100/144 Pages) NSC

номер детали	DP83256VF

подробное описание детали	PLAYERa??Device (FDDI Physical Layer Controller)

PDF	144 Pages

Scroll/Zoom	100%

производитель	NSC [National Semiconductor (TI)]

домашняя страница	http://www.national.com

Logo

100 / 144 page

60 Signal Descriptions (Continued)

MISCELLANEOUS INTERFACE

The Miscellaneous Interface consist of a reset signal and user definable enable signals

Symbol

Description

RST

Reset

An active low TTL input signal which clears all registers The signal must be kept asserted for a

minimum amount of time Once the ERST signal is asserted the PLAYERa device should be allowed

the specified amount of time to reset internal logic Note that bit zero of the Mode Register will be set to

zero (ie Stop Mode) See section 42 Stop Mode of Operation for more information

EP0

User Definable Enable Pin 0

A TTL output signal allowing control of external logic through the Control

Bus Interface EP0 is asserteddeasserted through Enable Bit 0 (EB0) of the User Definable Register

(UDR) When Enable Bit 0 is set to zero EP0 is deasserted When Enable Bit 0 is set to one EP0 is

asserted

EP1

User Definable Enable Pin 1

A TTL output signal allowing control of external logic through the Control

Bus Interface EP1 is asserteddeasserted through Enable Bit 1 (EB1) of the User Definable Register

(UDR) When Enable Bit 1 is set to zero EP1 is deasserted When Enable Bit 1 is set to one EP1 is

asserted

100

DP83256VF датащи(PDF) 100 Page - National Semiconductor (TI)