поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM32F446RC датащи(PDF) 79 Page - STMicroelectronics

номер детали STM32F446RC
подробное описание детали  8- to 14-bit parallel camera interface up to 54 Mbytes
PDF  201 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F446RC датащи(HTML) 79 Page - STMicroelectronics

Back Button STM32F446RC Datasheet HTML 75Page - STMicroelectronics STM32F446RC Datasheet HTML 76Page - STMicroelectronics STM32F446RC Datasheet HTML 77Page - STMicroelectronics STM32F446RC Datasheet HTML 78Page - STMicroelectronics STM32F446RC Datasheet HTML 79Page - STMicroelectronics STM32F446RC Datasheet HTML 80Page - STMicroelectronics STM32F446RC Datasheet HTML 81Page - STMicroelectronics STM32F446RC Datasheet HTML 82Page - STMicroelectronics STM32F446RC Datasheet HTML 83Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 201 page
background image
DocID027107 Rev 5
79/201
STM32F446xC/E
Electrical characteristics
174
Figure 20. External capacitor CEXT
1. Legend: ESR is the equivalent series resistance.
6.3.3
Operating conditions at power-up / power-down (regulator ON)
Subject to general operating conditions for TA.
6.3.4
Operating conditions at power-up / power-down (regulator OFF)
Subject to general operating conditions for TA.
Table 18. VCAP_1/VCAP_2 operating conditions(1)
1. When bypassing the voltage regulator, the two 2.2 µF VCAP capacitors are not required and should be
replaced by two 100 nF decoupling capacitors.
Symbol
Parameter
Conditions
CEXT
Capacitance of external capacitor
2.2 µF
ESR
ESR of external capacitor
< 2
Ω
CEXT
Capacitance of external capacitor with a
single VCAP pin available
4.7 µF
ESR
ESR of external capacitor with a single
VCAP pin available
< 1
Ω
Table 19. Operating conditions at power-up/power-down (regulator ON)
Symbol
Parameter
Min
Max
tVDD
VDD rise time rate
20
VDD fall time rate
20
Table 20. Operating conditions at power-up / power-down (regulator OFF)(1)
1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when VDD reach below
1.08 V.
Symbol
Parameter
Conditions
Min
Max
Unit
tVDD
VDD rise time rate
Power-up
20
µs/V
VDD fall time rate
Power-down
20
tVCAP
VCAP_1 and VCAP_2 rise time rate Power-up
20
VCAP_1 and VCAP_2 fall time rate
Power-down
20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com