поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LSM303AGR датащи(PDF) 61 Page - STMicroelectronics

номер детали LSM303AGR
подробное описание детали  Ultra-compact high-performance eCompass module: ultra-low-power 3D accelerometer and 3D magnetometer
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM303AGR датащи(HTML) 61 Page - STMicroelectronics

Back Button LSM303AGR Datasheet HTML 57Page - STMicroelectronics LSM303AGR Datasheet HTML 58Page - STMicroelectronics LSM303AGR Datasheet HTML 59Page - STMicroelectronics LSM303AGR Datasheet HTML 60Page - STMicroelectronics LSM303AGR Datasheet HTML 61Page - STMicroelectronics LSM303AGR Datasheet HTML 62Page - STMicroelectronics LSM303AGR Datasheet HTML 63Page - STMicroelectronics LSM303AGR Datasheet HTML 64Page - STMicroelectronics LSM303AGR Datasheet HTML 65Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 68 page
background image
DocID027765 Rev 5
61/68
LSM303AGR
Register description
68
8.40
CFG_REG_B_M (61h)
Table 94. CFG_REG_B_M register
Table 95. CFG_REG_B_M register description
Table 92. Output data rate configuration
ODR1
ODR0
ODR (Hz)
0
0
10 (default)
01
20
10
20
1
1
100
Table 93. System mode
MD1
MD0
Mode
00
Continuous mode. In continuous mode the device continuously
performs measurements and places the result in the data register.
The data-ready signal is generated when a new data set is ready to
be read. This signal can be available on the external pin by setting
the INT_MAG bit in CFG_REG_C_M (62h).
01
Single mode. When single mode is selected, the device performs a
single measurement, sets DRDY high and returns to idle mode.
Mode register return to idle mode bit values.
1
0
Idle mode. Device is placed in idle mode. I2C and SPI active.
1
1
Idle mode. Device is placed in idle mode. I2C and SPI active.
00
0
0
INT_on_
DataOFF
Set_FREQ
OFF_CANC
LPF
INT_on_
DataOFF
If ‘1’, the interrupt block recognition checks data after the hard-iron correction to
discover the interrrupt.
Set_FREQ
Selects the frequency of the set pulse.
0: set pulse is released every 63 ODR; 1: set pulse is release only at power-on
after PD condition.
OFF_CANC
Enables offset cancellation.
LPF
Low-pass filter enable (see Table 96)
0: digital filter disabled; 1: digital filter enabled
Table 96. Digital low-pass filter
CFG_REG_B[LPF]
BW [Hz]
0 (disable)
ODR/2
1 (enable)
ODR/4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com