поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MEC1322 датащи(PDF) 103 Page - Microchip Technology

номер детали MEC1322
подробное описание детали  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 датащи(HTML) 103 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 99Page - Microchip Technology MEC1322 Datasheet HTML 100Page - Microchip Technology MEC1322 Datasheet HTML 101Page - Microchip Technology MEC1322 Datasheet HTML 102Page - Microchip Technology MEC1322 Datasheet HTML 103Page - Microchip Technology MEC1322 Datasheet HTML 104Page - Microchip Technology MEC1322 Datasheet HTML 105Page - Microchip Technology MEC1322 Datasheet HTML 106Page - Microchip Technology MEC1322 Datasheet HTML 107Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 456 page
background image
 2014 - 2015 Microchip Technology Inc.
DS00001719D-page 103
MEC1322
7.0
ARM M4F BASED EMBEDDED CONTROLLER
7.1
Introduction
This chapter contains a description of the ARM M4F Embedded Controller (EC).
The EC is built around an ARM® Cortex®-M4F Processor provided by Arm Ltd. (the “ARM M4F IP”). The ARM Cortex®
M4F is a full-featured 32-bit embedded processor, implementing the ARMv7-M THUMB instruction set and FPU instruc-
tion set in hardware.
The ARM M4F IP is configured as a Von Neumann, Byte-Addressable, Little-Endian architecture. It provides a single
unified 32-bit byte-level address, for a total direct addressing space of 4GByte. It has multiple bus interfaces, but these
express priorities of access to the chip-level resources (Instruction Fetch vs. Data RAM vs. others), and they do not
represent separate addressing spaces.
The ARM M4F IP has configurable options, which are selected as follows.
• Little-Endian byte ordering is selected at all times (hard-wired)
• Bit Banding feature is included for efficient bit-level access.
• Floating-Point Unit (FPU) is included, to implement the Floating-Point instruction set in hardware
• Debug features are included at “Ex+” level, defined as follows:
• DWT Unit provides 4 Data Watchpoint comparators and Execution Monitoring
• FPB Unit provides HW Breakpointing with 6 Instruction and 2 Literal (Read-Only Data) address comparators. The
FPB comparators are also available for Patching: remapping Instruction and Literal Data addresses.
• Trace features are included at “Full” level, defined as follows:
• DWT for reporting breakpoints and watchpoints
• ITM for profiling and to timestamp and output messages from instrumented firmware builds
• ETM for instruction tracing, and for enhanced reporting of Core and DWT events
• The ARM-defined HTM trace feature is not currently included.
• NVIC Interrupt controller with 8 priority levels and up to 240 individually-vectored interrupt inputs.
• A Microchip-defined Interrupt Aggregator function (at chip level) may be used to group multiple interrupts onto sin-
gle NVIC inputs.
• The ARM-defined WIC feature is not currently included.
• Microchip Interrupt Aggregator function (at chip level) is expected to provide Wake control instead.
• The ARM-defined MPU feature is not currently included.
• Memory Protection functionality is not expected to be necessary.
7.2
References
• ARM Limited: Cortex®-M4 Technical Reference Manual, DDI0439C, 29 June 2010
• ARM Limited: ARM®v7-M Architecture Reference Manual, DDI0403D, November 2010
• NOTE: Filename DDI0403D_arm_architecture_v7m_reference_manual_errata_markup_1_0.pdf
• ARM® Generic Interrupt Controller Architecture version 1.0 Architecture Specification, IHI0048A, September 2008
• ARM Limited: AMBA® Specification (Rev 2.0), IHI0011A, 13 May 1999
• ARM Limited: AMBA® 3 AHB-Lite Protocol Specification, IHI0033A, 6 June 2006
• ARM Limited: AMBA® 3 ATB Protocol Specification, IHI0032A, 19 June 2006
• ARM Limited: Cortex-M™ System Design Kit Technical Reference Manual, DDI0479B, 16 June 2011
• ARM Limited: CoreSight™ v1.0 Architecture Specification, IHI0029B, 24 March 2005
• ARM Limited: CoreSight™ Components Technical Reference Manual, DDI0314H, 10 July 2009
• ARM Limited: ARM® Debug Interface v5 Architecture Specification, IHI0031A, 8 February 2006
• ARM Limited: ARM® Debug Interface v5 Architecture Specification ADIv5.1 Supplement, DSA09-PRDC-008772,
17 August 2009
• ARM Limited: Embedded Trace Macrocell™ (ETMv1.0 to ETMv3.5) Architecture Specification, IHI0014Q, 23 Sep-
tember 2011
• ARM Limited: CoreSight™ ETM™-M4 Technical Reference Manual, DDI0440C, 29 June 2010



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com