Ultra37000 CPLD Family
Document #: 38-03007 Rev. *C
Page 18 of 62
tWH
Clock or Latch Enable Input HIGH Time[8]
ns
tIS
Input Register or Latch Set-up Time
ns
tIH
Input Register or Latch Hold Time
ns
tICO
[13, 14, 15]
Input Register Clock or Latch Enable to Combinatorial Output
ns
tICOL
[13, 14, 15]
Input Register Clock or Latch Enable to Output Through Transparent Output Latch
ns
Synchronous Clocking Parameters
tCO
[14, 15]
Synchronous Clock (CLK0, CLK1, CLK2, or CLK3) or Latch Enable to Output
ns
tS
[13]
Set-Up Time from Input to Sync. Clk (CLK0, CLK1, CLK2, or CLK3) or Latch Enable
ns
tH
Register or Latch Data Hold Time
ns
tCO2
[13, 14, 15]
Output Synchronous Clock (CLK0, CLK1, CLK2, or CLK3) or Latch Enable to Combinatorial Output
Delay (Through Logic Array)
ns
tSCS
[13]
Output Synchronous Clock (CLK0, CLK1, CLK2, or CLK3) or Latch Enable to Output Synchronous
Clock (CLK0, CLK1, CLK2, or CLK3) or Latch Enable (Through Logic Array)
ns
tSL
[13]
Set-Up Time from Input Through Transparent Latch to Output Register Synchronous Clock (CLK0
CLK1, CLK2, or CLK3) or Latch Enable
ns
tHL
Hold Time for Input Through Transparent Latch from Output Register Synchronous Clock (CLK0,
CLK1, CLK2, or CLK3) or Latch Enable
ns
Product Term Clocking Parameters
tCOPT
[13, 14, 15]
Product Term Clock or Latch Enable (PTCLK) to Output
ns
tSPT
Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)
ns
tHPT
Register or Latch Data Hold Time
ns
tISPT
[13]
Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock or
Latch Enable (PTCLK)
ns
tIHPT
Buried Register Used as an Input Register or Latch Data Hold Time
ns
tCO2PT
[13, 14, 15]
Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)
ns
Pipelined Mode Parameters
tICS
[13]
Input Register Synchronous Clock (CLK0, CLK1, CLK2, or CLK3) to Output Register Synchronous
Clock (CLK0, CLK1, CLK2, or CLK3)
ns
Operating Frequency Parameters
fMAX1
Maximum Frequency with Internal Feedback (Lesser of 1/tSCS, 1/(tS + tH), or 1/tCO)
[5]
MHz
fMAX2
Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(tWL + tWH),
1/(tS +tH), or 1/tCO)
[5]
MHz
fMAX3
Maximum Frequency with External Feedback (Lesser of 1/(tCO + tS) or 1/(tWL + tWH)
[5]
MHz
fMAX4
Maximum Frequency in Pipelined Mode (Lesser of 1/(tCO + tIS), 1/tICS, 1/(tWL + tWH), 1/(tIS + tIH),
or 1/tSCS)
[5]
MHz
Reset/Preset Parameters
tRW
Asynchronous Reset Width[5]
ns
tRR
[13]
Asynchronous Reset Recovery Time[5]
ns
tRO
[13, 14, 15]
Asynchronous Reset to Output
ns
tPW
Asynchronous Preset Width[5]
ns
tPR
[13]
Asynchronous Preset Recovery Time[5]
ns
tPO
[13, 14, 15]
Asynchronous Preset to Output
ns
User Option Parameters
tLP
Low Power Adder
ns
tSLEW
Slow Output Slew Rate Adder
ns
t3.3IO
3.3V I/O Mode Timing Adder[5]
ns
Switching Characteristics Over the Operating Range[12] (continued)
Parameter
Description
Unit
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
