RM0312 datasheet(243/275 Pages) STMICROELECTRONICS

243 / 275 page

DocID022352 Rev 3

243/275

RM0312

Universal synchronous/asynchronous receiver transmitter (USART)

249

21.6

USART registers

21.6.1

Status register (USART_SR)

Address offset: 0x00

Reset value: 0xC0

654

3210

TXE

RXNE

IDLE

rc_w0

rrrr

Bit 7 TXE: Transmit data register empty

This bit is set by hardware when the content of the TDR register has been transferred into the shift

to the USART_DR register.

0: Data is not transferred to the shift register

1: Data is transferred to the shift register

Bit 6 TC: Transmission complete

TC bit is set by hardware if the transmission of a frame containing data is complete and TXE bit is set.

An interrupt is generated if TCIEN=1 in the USART_CR2 register.

TC bit is cleared either by a software sequence (a read to the USART_SR register followed by a write

to the USART_DR register), or by programming the bit to ‘0’. This clear sequence is recommended

only for multibuffer communications.

0: Transmission is not complete

1: Transmission is complete

Bit 5 RXNE: Read data register not empty

This bit is set by hardware when the content of the RDR shift register has been transferred to the

USART_DR register. An interrupt is generated if RIEN=1 in the USART_CR2 register. It is cleared by

a read to the USART_DR register.

0: Data is not received

1: Received data is ready to be read.

Bit 4 IDLE: IDLE line detected (1)

This bit is set by hardware when an Idle Line is detected. An interrupt is generated if the ILIEN=1 in

the USART_CR2 register. It is cleared by a software sequence (a read to the USART_SR register

followed by a read to the USART_DR register).

0: No Idle Line is detected

1: Idle Line is detected

Bit 3 OR: Overrun error(2)

This bit is set by hardware when the word currently being received in the shift register is ready to be

transferred into the RDR register while RXNE=1. An interrupt is generated if RIEN=1 in the

USART_CR2 register. It is cleared by a software sequence (a read to the USART_SR register

followed by a read to the USART_DR register).

0: No Overrun error

1: Overrun error is detected

Bit 2 NF: Noise flag (3)

This bit is set by hardware when noise is detected on a received frame. It is cleared by a software

sequence (a read to the USART_SR register followed by a read to the USART_DR register).

0: No noise is detected

1: Noise is detected

RM0312 датащи(PDF) 243 Page - STMicroelectronics

RM0312 датащи(HTML) 243 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL