PM0214 datasheet(150/245 Pages) STMICROELECTRONICS

150 / 245 page

The STM32 Cortex-M4 instruction set

PM0214

150/245

DocID022708 Rev 4

3.10.2

VADD

Floating-point Add

Syntax

VADD{cond}.F32 {Sd,} Sn, Sm

where:

•

‘cond’ is an optional condition code, see Conditional execution on page 64.

•

‘Sd’ is the destination floating-point value

•

‘Sn, Sm’ are the operand floating-point values.

Operation

This instruction:

Adds the values in the two floating-point operand registers.

Places the results in the destination floating-point register.

Restrictions

There are no restrictions.

Condition flags

This instruction does not change the flags.

Examples

VADD.F32 S4, S6, S7

3.10.3

VCMP, VCMPE

Compares two floating-point registers, or one floating-point register and zero.

Syntax

VCMP{E}{cond}.F32 Sd, Sm

VCMP{E}{cond}.F32 Sd, #0.0

where:

•

‘cond’ is an optional condition code, see Conditional execution on page 64.

•

‘E’ If present, any NaN operand causes an Invalid Operation exception. Otherwise,

only a signaling NaN causes the exception.

•

‘Sd’ is the floating-point operand to compare.

•

‘Sm’ is the floating-point operand that is compared with

Operation

This instruction:

Compares:

Two floating-point registers.

One floating-point register and zero.

Writes the result to the FPSCR flags.

Restrictions

This instruction can raise an Invalid Operation exception if either operand is any type of

NaN. It always raises an Invalid

Operation exception if either operand is a signaling NaN.

PM0214 датащи(PDF) 150 Page - STMicroelectronics

PM0214 датащи(HTML) 150 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL