AN3181

STM8 Class B firmware package variations

Doc ID 17286 Rev 2

29/31

Appendix A

STM8 Class B firmware package variations

Table 5.

STM8 Class B firmware packages

STM8S/A package

Medium density

STM8L/AL package

Low density

STM8L/AL/TL

package

Optional UART verbose mode

YES

YES

1.

Errors are manifested by error codes passed to FailSafe() routine.

Demo mode with

optional LCD screen

YES

YES

NO

Window watchdog test

YES

YES

2.

Window watchdog is available at STM8TL5x devices only.

High speed external

(HSE) clock test

YES

YES

NO

Low speed external

(LSE) clock test

NO

YES

NO

Low speed internal (LSI)

frequency / number

of LSI periods used at

clock tests (measurement)

128 kHz / 4

38 kHz / 1

38 kHz / 1

Stack space at the top

of RAM [bytes]

3.

The stack is limited for some STM8S Access line devices and STM8A devices with up to 32 Kbytes

non-volatile memory; for proper values, see the corresponding datasheets.

513

4.

Stack is not limited for STM8TL5x devices; there is rollover (due to over/underflow) only if the stack

overlaps the 4 Kbytes.