| поискавой системы для электроныых деталей |
|
376 датащи(PDF) 42 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
376 датащи(HTML) 42 Page - Intel Corporation |
|
42 / 95 page ![]() 376 EMBEDDED PROCESSOR 240182 – 20 Figure 45 Fastest Read Cycles with Pipelined Timing READ AND WRITE CYCLES Data transfers occur as a result of bus cycles classi- fied as read or write cycles During read cycles data is transferred from an external device to the proces- sor During write cycles data is transferred from the processor to an external device Two choices of bus cycle timing are dynamically se- lectable non-pipelined or pipelined After an idle bus state the processor always uses non-pipelined tim- ing However the NA (Next Address) input may be asserted to select pipelined timing for the next bus cycle When pipelining is selected and the 80376 has a bus request pending internally the address and definition of the next cycle is made available even before the current bus cycle is acknowledged by READY Terminating a read or write cycle like any bus cycle requires acknowledging the cycle by asserting the READY input Until acknowledged the processor in- serts wait states into the bus cycle to allow adjust- ment for the speed of any external device External hardware which has decoded the address and bus cycle type asserts the READY input at the appropri- ate time At the end of the second bus state within the bus cycle READY is sampled At that time if external hardware acknowledges the bus cycle by asserting READY the bus cycle terminates as shown in Figure 46 If READY is negated as in Figure 47 the 80376 executes another bus state (a wait state) and READY is sampled again at the end of that state This continues indefinitely until the cycle is acknowl- edged by READY asserted When the current cycle is acknowledged the 80376 terminates it When a read cycle is acknowledged the 80376 latches the information present at its data pins When a write cycle is acknowledged the write data of the 80376 remains valid throughout phase one of the next bus state to provide write data hold time 42 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |