поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AT697F датащи(PDF) 80 Page - ATMEL Corporation

номер детали AT697F
подробное описание детали  SPARC V8 High Performance Low-power 32-bit Architecture
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F датащи(HTML) 80 Page - ATMEL Corporation

Back Button AT697F_14 Datasheet HTML 76Page - ATMEL Corporation AT697F_14 Datasheet HTML 77Page - ATMEL Corporation AT697F_14 Datasheet HTML 78Page - ATMEL Corporation AT697F_14 Datasheet HTML 79Page - ATMEL Corporation AT697F_14 Datasheet HTML 80Page - ATMEL Corporation AT697F_14 Datasheet HTML 81Page - ATMEL Corporation AT697F_14 Datasheet HTML 82Page - ATMEL Corporation AT697F_14 Datasheet HTML 83Page - ATMEL Corporation AT697F_14 Datasheet HTML 84Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 176 page
background image
80
AT697F
7703E–AERO–08/11
PLL
The CPU clock can be issued from the internal PLL.
Overview
The PLL contains a phase/frequency detector, charge pump, voltage control oscillator,
low-pass filter, lock detector and divider.
Figure 49. PLL Block Diagram
Phase/Frequency
Detector
Lock
detector
Charge
Pump
VCO
ck
ckr_int
div_int
up
dn
en
dn
up
en
en
ck
lft
BYPASS
CLK
LOCK
Divider
by 4
div
div
CLKPLL
ck
Internal
filter
The PLL implemented is configured in hardware to provide an internal clock frequency
of four times the frequency of the input clock.
PLL control
The PLL control is performed in hardware through dedicated pins.
The following table presents the assignement and functions of the PLL control pins.
Table 21. PLL Ports Description
LOCK
The PLL is locked and delivers the expected internal clock
CLK
External clock input
BYPASS
Bypass the internal PLL and directly drive the internal clock from CLK
Operation
To drive the device from the internal PLL, the CLK input shall be driven by an external
clock generator while the BYPASS pin is driven low. That way, the CPU clock frequency
is four times the frequency of the clock applied to CLK.
When the PLL is enabled, the CLK clock input shall be driven at a frequency in the range
of 18 MHz up to 25 MHz.
Fault-Tolerance & Clock
To protect against SEU errors (Single Event Upset), each on-chip register is imple-
mented using triple modular redundancy (TMR).
Moreover, an independent clock tree is used for each of the three registers making up
one TMR module. This feature protects against SET errors (Single Event Transient) in
the clock tree, to the expense of increased routing.
The CPU clock and the PCI clock are built as three-clock trees.
Pin name
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com