| поискавой системы для электроныых деталей |
|
LP3972 датащи(PDF) 21 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LP3972 датащи(HTML) 21 Page - Texas Instruments |
|
21 / 59 page ![]() DATA OUTPUT BY TRANSMITTER DATA OUTPUT BY RECEIVER SCL FROM MASTER START condition S acknowledge 1 8 9 I 2 C - bus. clock pulse for acknowledgement VCC_APPS 9ROWDJH µµ$¶¶ 9ROWDJH µµ%¶¶ 5 Ps TYP start msb Chip Address lsb SCL w msb Register Add lsb rs r msb DATA lsb stop SDA start Id = 34h w ack addr = 00h ack rs r ack $GGUHVV K¶00 data ack stop msb Chip Address lsb Id = 34h ack ack ack ack start msb Chip Address lsb w ack Msb Register Add lsb ack msb DATA lsb ack stop SCL SDA start Id = 34h w ack addr = 02h ack ack DGGUHVV K¶02 data stop LP3972 www.ti.com SNVS468J – SEPTEMBER 2006 – REVISED AUGUST 2011 Write Cycle Figure 21. Write cycle Read Cycle When a READ function is to be accomplished, a WRITE function must precede the READ function as follows. w = write (SDA = "0") r = read (SDA = "1") ack = acknowledge (SDA pulled down by either master or slave) rs = repeated start id = 34h (Chip Address) Figure 22. Read Cycle Figure 23. I2C DVM Timing for VCC_APPS (Buck1) Copyright © 2006–2011, Texas Instruments Incorporated Submit Documentation Feedback 21 Product Folder Links: LP3972 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |