поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5470ZHKA датащи(PDF) 86 Page - Texas Instruments

номер детали TMS320VC5470ZHKA
подробное описание детали  TMS320VC5470 Fixed-Point Digital Signal Processor
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5470ZHKA датащи(HTML) 86 Page - Texas Instruments

Back Button TMS320VC5470ZHKA Datasheet HTML 82Page - Texas Instruments TMS320VC5470ZHKA Datasheet HTML 83Page - Texas Instruments TMS320VC5470ZHKA Datasheet HTML 84Page - Texas Instruments TMS320VC5470ZHKA Datasheet HTML 85Page - Texas Instruments TMS320VC5470ZHKA Datasheet HTML 86Page - Texas Instruments TMS320VC5470ZHKA Datasheet HTML 87Page - Texas Instruments TMS320VC5470ZHKA Datasheet HTML 88Page - Texas Instruments TMS320VC5470ZHKA Datasheet HTML 89Page - Texas Instruments TMS320VC5470ZHKA Datasheet HTML 90Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 94 page
background image
Electrical Specifications
77
December 2001 − Revised December 2002
SPRS017B
The ARM SRAM read timing requirements listed in Table 6−35 represent back-to-back read operations to a
zero-wait-state SRAM device.
Table 6−35. ARM SRAM Timing Requirements (Read)
MIN
MAX
UNIT
1
td(CSL-AV)
Delay time, address valid from CS low
− 3
4
ns
2
td(CSL−BHEV1)
Delay time, byte enable high valid 1 from CS low
− 3
4
ns
3
td(CSL-OEL)
Delay time, output enable low from CS low
− 3
4
ns
4
td(CSL-AIV1)
Delay time, address invalid 1 from CS low
E − 3†
E + 4†
ns
5
tw(CSL)
Pulse duration, CS low
2E − 3.5†
2E + 3.5†
ns
6
tsu(CSL-DV1)
Setup time, data valid 1 from CS low
E − 12†
ns
7
td(CSL−AIV2)
Delay time, address invalid 2 from CS low
2E − 3†
2E + 4†
ns
8
th(CSL−DIV1)
Hold time, data invalid 1 from CS low
E − 1†
ns
9
tsu(CSL−DV2)
Setup time, data valid 2 from CS low
2E − 12†
ns
10
td(CSL−BEIV1)
Delay time, byte enable invalid 1 from CS low
E − 4†
E + 4†
ns
11
td(CSL−BEV2)
Delay time, byte enable valid 2 from CS low
E − 2†
E + 6†
ns
12
th(CSL−DIV2)
Hold time, data invalid 2 from CS low
2E − 1†
ns
13
td(CSL−BEIV2)
Delay time, byte enable invalid 2 from CS low
2E − 4†
2E + 4†
ns
14
td(CSL−OEH)
Delay time, output enable high from CS low
2E − 3†
2E + 4†
ns
† E = tw(ARM−R)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com