поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM79C989 датащи(PDF) 27 Page - Advanced Micro Devices

номер детали AM79C989
подробное описание детали  Quad Ethernet Switching Transceiver (QuEST??
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C989 датащи(HTML) 27 Page - Advanced Micro Devices

Back Button AM79C989 Datasheet HTML 23Page - Advanced Micro Devices AM79C989 Datasheet HTML 24Page - Advanced Micro Devices AM79C989 Datasheet HTML 25Page - Advanced Micro Devices AM79C989 Datasheet HTML 26Page - Advanced Micro Devices AM79C989 Datasheet HTML 27Page - Advanced Micro Devices AM79C989 Datasheet HTML 28Page - Advanced Micro Devices AM79C989 Datasheet HTML 29Page - Advanced Micro Devices AM79C989 Datasheet HTML 30Page - Advanced Micro Devices AM79C989 Datasheet HTML 31Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 37 page
background image
Am79C989
27
PRELIMINARY
Status Register (Reg 19)
The Status Register (Reg 19) contains Read/Only (R/
O) and Cleared on Read (COR) bits which indicate
status beyond the Auto-Negotiation status registers.
This register is duplicated for each port.
Error Mask Register (Reg 20)
The Error Mask Register (Reg 20) determines which
errors will be reported in the Summary Register (Reg
16). The Error Mask Register contains Read/Write
(R/W) or Read/Only (R/O) bits. If an error does occur
and the Mask enable bit is set the Error bit in the Sum-
mary Register (Reg 17) will not be asserted. This reg-
ister is duplicated for each port.
Table 19.
Error Mask Register (Reg 20)
Bit(s)
Name
Description
Read/
Write
Default/
Reset
15:3
Reserved
Written and read as zero.
R/O
0
2
Rate Mismatch
Error
1 = Frames received underflowed or overflowed the elasticity FIFO;
0 = No rate mismatch has occurred.
Register bit is cleared on Read.
R/O, COR
0
1
Receive Polarity
Reversed
1 = Receive polarity of the 10BASE-T receivers is reversed;
0 = Receive polarity is correct.
R/O
0
0
Jabber Error
1 = 10BASE-T transmit circuit is in the Jabber state;
0 = 10BASE-T transmit circuit not in the Jabber state.
This bit is automatically cleared when the jabber condition
terminates.
R/O
0
Bit(s)
Name
Description
Read/
Write
Default/
Reset
15:3
Reserved
Written and read as zero.
R/O
0
2
Rate Mismatch
Error Enabled
1 = Rate Mismatch Error reportable in the Summary Register;
0 = Rate Mismatch Error not reportable in the Summary Register.
R/W
0
1
Receive Polarity
Reversed Error
Enable
1 = Receive Polarity Reversed reportable in the Summary Register
as an Error;
0 = Receive Polarity Reversed bit not reportable as an error in the
Summary Register.
R/W
0
0
Jabber Error
Enable
1 = Jabber error reportable in the Summary Register;
0 = Jabber error not reportable in the Summary Register.
R/W
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com