| поискавой системы для электроныых деталей |
|
AM79C970A датащи(PDF) 110 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C970A датащи(HTML) 110 Page - Advanced Micro Devices |
|
110 / 219 page ![]() AMD P R E L I M I N A R Y 110 Am79C970A 6–0 LAYOUT PCI configuration space layout. Read as ZEROs, write opera- tions have no effect. The layout of the PCI configuration space locations 10h to 3Ch is as shown in the table at the beginning of this section. PCI I/O Base Address Register (Offset 10h) The PCI I/O Base Address register is a 32-bit register that determines the location of the PCnet-PCI II control- ler I/O resources in all of I/O space. It is located at offset 10h in the PCI Configuration Space. 31–5 IOBASE I/O base address most signifi- cant 27 bits. These bits are writ- ten by the host to specify the location of the PCnet-PCI II con- troller I/O resources in all of I/O space. IOBASE must be written with a valid address before the PCnet-PCI II controller slave I/O mode is turned on by setting the IOEN bit (PCI Command regis- ter, bit 0). When the PCnet-PCI II controller is enabled for I/O mode (IOEN is set), it monitors the PCI bus for a valid I/O command. If the value on AD[31:5] during the address phase of the cycles matches the value of IOBASE, the PCnet-PCI II controller will drive DEVSEL indicating it will re- spond to the access. IOBASE is read and written by the host. IOBASE is cleared by H_RESET and is not affected by S_RESET or by setting the STOP bit. 4–2 IOSIZE I/O size requirements. Read as ZEROs, write operations have no effect. IOSIZE indicates the size of the I/O space the PCnet-PCI II con- troller requires. When the host writes a value of FFFF FFFFh to the I/O Base Address register, it will read back a value of ZERO in bits 4–2. That indicates a PCnet-PCI II controller I/O space requirement of 32 bytes. 1 RES Reserved location. Read as ZERO, write operations have no effect. 0 IOSPACE I/O space indicator. Read as ONE, write operations have no effect. Indicating that this base address register describes an I/O base address. PCI Memory Mapped I/O Base Address Register (Offset 14h) The PCI Memory Mapped I/O Base Address register is a 32-bit register that determines the location of the PCnet-PCI II controller I/O resources in all of memory space. It is located at offset 14h in the PCI Configuration Space. Bit Name Description 31–5 MEMBASE Memory mapped I/O base ad- dress most significant 27 bits. These bits are written by the host to specify the location of the PCnet-PCI II controller I/O re- sources in all of memory space. MEMBASE must be written with a valid address before the PCnet-PCI II controller slave memory mapped I/O mode is turned on by setting the MEMEN bit (PCI Command register, bit 1). When the PCnet-PCI II controller is enabled for memory mapped I/O mode (MEMEN is set), it monitors the PCI bus for a valid memory command. If the value on AD[31:5] during the address phase of the cycles matches the value of MEMBASE, the PCnet-PCI II controller will drive DEVSEL indicating it will re- spond to the access. MEMBASE is read and written by the host. MEMBASE is cleared by H_RESET and is not affected by S_RESET or by setting the STOP bit. 4 MEMSIZE Memory mapped I/O size re- quirements. Read as ZEROs, write operations have no effect. MEMSIZE indicates the size of the memory space the PCnet-PCI II controller requires. When the host writes a value of FFFF FFFFh to the Memory Mapped I/O Base Address regis- ter, it will read back a value of ZERO in bit 4. That indicates a PCnet-PCI II controller memory space requirement of 32 bytes. 3 PREFETCH Prefetchable. Read as ZERO, write operations have no effect. Indicates that memory space controlled by this base address register is not prefetchable. Data in the memory mapped I/O space cannot be prefetched. Because one of I/O resources in this |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |