| поискавой системы для электроныых деталей |
|
TAS5706APAPR датащи(PDF) 49 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5706APAPR датащи(HTML) 49 Page - Texas Instruments |
|
49 / 71 page ![]() MODULATION LIMIT REGISTER (0x10) INTERCHANNEL DELAY REGISTERS (0x11, 0x12, 0x13, 0x14, 0x15, 0x16) OFFSET REGISTER (0x17) TAS5706A TAS5706B www.ti.com............................................................................................................................................. SLOS606D – MARCH 2009 – REVISED SEPTEMBER 2009 Set modulation limit. See the appropriate power stage data sheet for recommended modulation limits. Table 12. Modulation Limit Register (0x10) LIMIT D7 D6 D5 D4 D3 D2 D1 D0 MIN WIDTH [DCLKs] MODULATION LIMIT [DCLKs] – – – – – 0 0 0 1 2 99.2% – – – – – 0 0 1 2 4 98.4% – – – – – 0 1 0 3 6 97.7% – – – – – 0 1 1 4 8 96.9% – – – – – 1 0 0 5 10 96.1% – – – – – 1 0 1 6 12 95.3% – – – – – 1 1 0 7 14 94.5% – – – – – 1 1 1 8 16 93.8% Internal PWM Channels 1, 2, 3, 4, 5, and 6 are mapped into registers 0x11, 0x12 ,0x13, 0x14, 0x15, and 0x16. Table 13. Channel Interchannel Delay Register Format BITS DEFINITION D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION Minimum absolute delay, 0 DCLK cycles, default for 0 0 0 0 0 0 0 0 channel 0 (1) 0 1 1 1 1 1 0 0 Maximum positive delay, 31 × 4 DCLK cycles 1 0 0 0 0 0 0 0 Maximum negative delay, –32 × 4 DCLK cycles 0 0 Unused bits A SUBADDRESS D7 D6 D5 D4 D3 D2 D1 D0 Delay = (value) × 4 DCLKs 0x11 0 1 0 0 1 1 0 0 Default value for channel 1 (1) 19 0x12 0 0 1 1 0 1 0 0 Default value for channel 2 (1) 13 0x13 0 0 0 1 1 1 0 0 Default value for channel 3 (1) 7 0x14 0 1 1 0 0 1 0 0 Default value for channel 4 (1) 25 0x15 1 1 0 1 0 0 0 0 Default value for channel 5 (1) –12 0x16 1 0 0 1 0 0 0 0 Default value for channel 6 (1) -28 (1) Default values are in bold. The offset register is mapped into 0x17. Table 14. Channel Offset Register Format D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 0 0 0 0 0 0 0 0 Minimum absolute offset, 0 DCLK cycles, default for channel 0 (1) 1 1 1 1 1 1 1 1 Maximum absolute offset, 255 DCLK cycles (1) Default values are in bold. Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 49 Product Folder Link(s): TAS5706A TAS5706B TAS5706A is Not Recommended for New Designs |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |