| поискавой системы для электроныых деталей |
|
PCF8576DT/2 датащи(PDF) 33 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8576DT/2 датащи(HTML) 33 Page - NXP Semiconductors |
|
33 / 57 page ![]() PCF8576D All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved. Product data sheet Rev. 14 — 10 June 2013 33 of 57 NXP Semiconductors PCF8576D Universal LCD driver for low multiplex rates 11. Static characteristics [1] VLCD > 3 V for 1⁄3 bias. [2] LCD outputs are open-circuit; inputs at VSS or VDD; external clock with 50 % duty factor; I2C-bus inactive. [3] The I2C-bus interface of PCF8576D is 5 V tolerant. [4] When tested, I2C pins SCL and SDA have no diode to VDD and may be driven to the VI limiting values given in Table 18. [5] Propagation delay of driver between clock (CLK) and LCD driving signals. [6] Periodically sampled, not 100 % tested. [7] Outputs measured one at a time. Table 19. Static characteristics VDD = 1.8 V to 5.5 V; VSS = 0 V; VLCD = 2.5 V to 6.5 V; Tamb = 40 C to +85 C; unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Supplies VDD supply voltage 1.8 - 5.5 V VLCD LCD supply voltage [1] 2.5 - 6.5 V IDD supply current fclk(ext) = 1536 Hz [2] -3.5 7 A VDD =3.0 V; Tamb =25 C -2.7 - A IDD(LCD) LCD supply current fclk(ext) = 1536 Hz [2] -18 25 A VDD(LCD) =3.0 V; Tamb =25 C -13 - A Logic[3] VP(POR) power-on reset supply voltage 1.0 1.3 1.6 V VIL LOW-level input voltage on pins CLK, SYNC, OSC, A0 to A2, SA0, SCL, SDA VSS -0.3VDD V VIH HIGH-level input voltage on pins CLK, SYNC, OSC, A0 to A2, SA0, SCL, SDA [4][5] 0.7VDD -VDD V IOL LOW-level output current output sink current; VOL = 0.4 V; VDD =5 V on pins CLK and SYNC 1- - mA on pin SDA 3 - - mA IOH(CLK) HIGH-level output current on pin CLK output source current; VOH =4.6 V; VDD =5V 1- - mA IL leakage current VI =VDD or VSS; on pins CLK, SCL, SDA, A0 to A2 and SA0 1- +1 A IL(OSC) leakage current on pin OSC VI =VDD 1- +1 A CI input capacitance [6] -- 7 pF LCD outputs V O output voltage variation on pins BP0 to BP3 and S0 to S39 100 - +100 mV RO output resistance VLCD = 5 V [7] on pins BP0 to BP3 - 1.5 - k on pins S0 to S39 - 6.0 - k |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |