PCF8576DTSLASH2 datasheet(29/57 Pages) NXP

29 / 57 page

PCF8576D

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 14 — 10 June 2013

29 of 57

NXP Semiconductors

PCF8576D

Universal LCD driver for low multiplex rates

8.4 I2C-bus controller

The PCF8576D acts as an I2C-bus slave receiver. It does not initiate I2C-bus transfers or

transmit data to an I2C-bus master receiver. The only data output from the PCF8576D are

the acknowledge signals of the selected devices. Device selection depends on the

I2C-bus slave address, on the transferred command data and on the hardware

subaddress.

In single device applications, the hardware subaddress inputs A0, A1, and A2 are

normally tied to VSS which defines the hardware subaddress 0. In multiple device

applications A0, A1, and A2 are tied to VSS or VDD using a binary coding scheme, so that

no two devices with a common I2C-bus slave address have the same hardware

subaddress.

8.5 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are

provided on the SDA and SCL lines.

8.6 I2C-bus protocol

Two I2C-bus slave addresses (0111 000 and 0111 001) are used to address the

PCF8576D. The entire I2C-bus slave address byte is shown in Table 17.

The PCF8576D is a write-only device and will not respond to a read access, therefore bit

0 should always be logic 0. Bit 1 of the slave address byte that a PCF8576D will respond

to, is defined by the level tied to its SA0 input (VSS for logic 0 and VDD for logic 1).

Having two reserved slave addresses allows the following on the same I2C-bus:

• Up to 16 PCF8576D for very large LCD applications

• The use of two types of LCD multiplex drive

The I2C-bus protocol is shown in Figure 18. The sequence is initiated with a START

condition (S) from the I2C-bus master which is followed by one of two possible PCF8576D

slave addresses available. All PCF8576Ds whose SA0 inputs correspond to bit 0 of the

slave address respond by asserting an acknowledge in parallel. This I2C-bus transfer is

ignored by all PCF8576Ds whose SA0 inputs are set to the alternative level.

Table 17.

I2C slave address byte

Slave address

Bit

MSB

LSB

SA0

R/W

PCF8576DT/2 датащи(PDF) 29 Page - NXP Semiconductors

PCF8576DT/2 датащи(HTML) 29 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

датащи скачать

ссылки URL