AM3703CUS datasheet(198/280 Pages) TI

198 / 280 page

AM3715, AM3703

SPRS616F

– JUNE 2010 – REVISED AUGUST 2011

www.ti.com

Table 6-30. CPI Timing Requirements

—12-Bit SYNC Normal Interlaced Mode(4) (5)

NO.

PARAMETER

OPP100

OPP50

UNIT

MIN

MAX

MIN

MAX

ISP17

1 / tc(pclk)

Frequency(1), input pixel clock cam_pclk

MHz

ISP18

tw(pclkH)

Typical pulse duration, input pixel clock cam_pclk high

0.5P(2)

ISP18

tw(pclkL)

Typical pulse duration, input pixel clock cam_pclk low

0.5P(2)

tdc(pclk)

Duty cycle error, input pixel clock cam_pclk

0.5*P(2) -

3.465

6.93

tJ(pclk)

Cycle jitter(3), input pixel clock cam_pclk

0.0649*P

(2)

ISP19

tsu(dV-pclkH)

Setup time, input data cam_d[11:0] valid before input

1.82

3.25

pixel clock cam_pclk rising edge

ISP20

th(pclkH-dV)

Hold time, input data cam_d[11:0] valid after input

1.82

3.25

pixel clock cam_pclk rising edge

ISP21

tsu(dV-vsH)

Setup time, input vertical synchronization cam_vs valid

1.82

3.25

before input pixel clock cam_pclk rising edge

ISP22

th(pclkH-vsV)

Hold time, input vertical synchronization cam_vs valid

1.82

3.25

after input pixel clock cam_pclk rising edge

ISP23

tsu(dV-hsH)

Setup time, input horizontal synchronization cam_hs

1.82

3.25

valid before input pixel clock cam_pclk rising edge

ISP24

th(pclkH-hsV)

Hold time, input horizontal synchronization cam_hs

1.82

3.25

valid after input pixel clock cam_pclk rising edge

ISP25

tsu(dV-hsH)

Setup time, input write enable cam_wen valid before

1.82

3.25

input pixel clock cam_pclk rising edge

ISP26

th(pclkH-hsV)

Hold time, input write enable cam_wen valid after input

1.82

3.25

pixel clock cam_pclk rising edge

ISP27

tsu(dV-fldH)

Setup time, input field identification cam_fld valid

1.82

3.25

before input pixel clock cam_pclk rising edge

ISP28

th(pclkH-fldV)

Hold time, input field identification cam_fld valid after

1.82

3.25

input pixel clock cam_pclk rising edge

(1) Related with the input maximum frequency supported by the ISP module.

(2) P = cam_pclk period in ns

(3) Maximum cycle jitter supported by cam_pclk input clock.

(4) The timing requirements are assured up to the cycle jitter and duty cycle error conditions specified.

(5) See Section 4.3.4, Processor Clocks.

198

Timing Requirements and Switching Characteristics

Submit Documentation Feedback

Product Folder Link(s): AM3715 AM3703

AM3703CUS датащи(PDF) 198 Page - Texas Instruments

AM3703CUS датащи(HTML) 198 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL