поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8315CVRADDA датащи(PDF) 93 Page - Freescale Semiconductor, Inc

номер детали MPC8315CVRADDA
подробное описание детали  MPC8315E PowerQUICC II Pro Processor Hardware Specifications
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8315CVRADDA датащи(HTML) 93 Page - Freescale Semiconductor, Inc

Back Button MPC8315CVRADDA Datasheet HTML 89Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 90Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 91Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 92Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 93Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 94Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 95Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 96Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 97Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 106 page
background image
MPC8315E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
93
Clocking
As described in Section 24, “Clocking,” The LBCM, DDRCM, and SPMF parameters in the reset
configuration word low and the CFG_SYS_CLKIN_DIV configuration input signal select the ratio
between the primary clock input (SYS_CLK_IN or PCI_CLK) and the internal coherent system bus clock
(csb_clk). Table 74 and Table 75 shows the expected frequency values for the CSB frequency for select
csb_clk to SYS_CLK_IN/PCI_SYNC_IN ratios.
Table 73. System PLL Multiplication Factors
RCWL[SPMF]
System PLL
Multiplication Factor
0000
Reserved
0001
Reserved
0010
 2
0011
 3
0100
 4
0101
 5
0110–1111
Reserved
Table 74. CSB Frequency Options for Host Mode
CFG_SYS_CLKIN_DIV
at Reset1
1 CFG_SYS_CLKIN_DIV select the ratio between SYS_CLK_IN and PCI_SYNC_OUT.
SPMF
csb_clk :
Input Clock
Ratio 2
2 SYS_CLK_IN is the input clock in host mode; PCI_CLK is the input clock in agent mode.
Input Clock
Frequency (MHz)2
24
33.33
66.67
High/Low 3
3 In the Host mode it does not matter if the value is High or Low.
0010
2:1
133
High/Low
0011
3:1
100
High/Low
0100
4:1
96
133
High/Low
0101
5:1
120
Table 75. CSB Frequency Options for Agent Mode
CFG_SYS_CLKIN_DIV
at Reset1
1 CFG_SYS_CLKIN_DIV doubles csb_clk if set low.
SPMF
csb_clk :
Input Clock
Ratio 2
2 SYS_CLK_IN is the input clock in host mode; PCI_CLK is the input clock in agent mode.
Input Clock
frequency (MHz)2
25
33.33
66.67
High
0010
2: 1
133
High
0011
3: 1
100
High
0100
4: 1
133
High
0101
5: 1
120



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com