| поискавой системы для электроныых деталей |
|
MPC8315CVRADDA датащи(PDF) 38 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8315CVRADDA датащи(HTML) 38 Page - Freescale Semiconductor, Inc |
|
38 / 106 page ![]() MPC8315E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2 38 Freescale Semiconductor Ethernet: Three-Speed Ethernet, MII Management Figure 20. SGMII Receiver Input Compliance Mask Table 38. SGMII Receive AC Timing Specifications At recommended operating conditions with XCOREVDD = 1.0V ± 5%. Parameter Symbol Min Typ Max Unit Note Deterministic Jitter Tolerance JD 0.37 — — UI p-p 1 Combined Deterministic and Random Jitter Tolerance JDR 0.55 — — UI p-p 1 Sinusoidal Jitter Tolerance JSIN 0.1 — — UI p-p 1 Total Jitter Tolerance JT 0.65 — — UI p-p 1 Bit Error Ratio BER — — 10-12 — Unit Interval UI 799.92 800 800.08 ps 2 AC Coupling Capacitor CTX 5— 200 nF 3 Note: 1. Measured at receiver. 2. Each UI is 800 ps ± 100 ppm. 3. The external AC coupling capacitor is required. It’s recommended to be placed near the device transmitter outputs. 4. Refer to RapidIOTM 1x/4x LP Serial Physical Layer Specification for interpretation of jitter specifications. Time (UI) 0 0.275 0.4 0.6 0.725 V RX_DIFFp-p-min/2 VRX_DIFFp-p-min/2 V RX_DIFFp-p-max/2 VRX_DIFFp-p-max/2 0 1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |